

# 1 Type Notation

## 1.1 Combinational Element Types

The type signature of combinational elements is:

$$\text{input 0 type} \rightarrow \dots \rightarrow \text{input n-1 type} \rightarrow \text{output type}$$

Since these combinational elements process all inputs and output every clock cycle, they do not need ready-valid signals to indicate when they are ready for input or emitting valid outputs.

Each input or output has type  $T$  or  $T[p]$ .  $T$  is a base type, and it can contain nested types like arrays that are not relevant for the current operation.  $T[p]$  is an array of length  $p$  of  $T$ 's.  $T[p][q]$  is an array of length  $p$  of arrays of length  $q$  of  $T$ 's.

## 1.2 Sequential Element Types

The type signature of sequential elements is:

$$\begin{aligned} &\{\text{input 0 num cycles, input 0 type per cycle}\} \rightarrow \dots \rightarrow \\ &\{\text{input n-1 num cycles, input n-1 type per cycle}\} \rightarrow \\ &\{\text{ouput num cycles, output type per cycle}\} \end{aligned}$$

One of the inputs or outputs of a stream may have different types during different clock cycles in a stream. For example, a sequential reduce may emit invalid data for most of the stream's cycles and then emit the result on the final cycle of the stream. Instead of  $\{\text{cycles, type for all cycles}\}$ , this type is represented in the following way:

$$[\text{type at cycle 0, type at cycle 1, ..., type at cycle n-1}]$$

For short-hand where a type is the same for multiple cycles:

$$[\text{type at cycle 0(0:n-2), type at cycle n-1}]$$

The invalid type is represented as  $\emptyset$ .

These elements interfaces also must have clock inputs and may have ready-valid inputs and outputs. These ready-valid handshake ports indicate:

1. ready

input: indicates to this sequential element that the next one in the pipeline has completed its prior input stream and is ready to receive more input.

output: indicates to the previous sequential element in the pipeline that this one has completed its prior input stream and is ready to receive more input.

## 2. valid

input: indicates to this sequential element that the previous one in the pipeline is emitting valid data that this sequential element can use as input.

output: indicates to the next sequential element in the pipeline that this one is emitting valid data that the next one can use as input.

## 2 Basic Elements

These are elements that are not built using other Aetherling elements.

### 2.1 Combinational Elements

1.  $\text{tuple} :: S \rightarrow T \rightarrow (S, T)$
2.  $\text{lb } p \ w :: T[p] \rightarrow T[w+p-1]$
3.  $\text{overlap\_partition } p \ w :: T[w+p-1] \rightarrow T[p][w]$
4.  $\text{partition } p \ k :: T[k] \rightarrow T[k/p][p]$
5.  $\text{flatten } p \ k :: T[k/p][p] \rightarrow T[k]$
6.  $\text{map } p \ f :: S_1[p] \rightarrow \dots \rightarrow S_{n-1}[p] \rightarrow T[p]$   
 $\text{s.t. } f :: S_1 \rightarrow \dots \rightarrow S_n \rightarrow T$
7.  $\text{reduce } p \ f :: T[p] \rightarrow T$   
 $\text{s.t. } f :: (T, T) \rightarrow T$
8.  $\text{up } k :: T \rightarrow T[k]$
9.  $\text{down } k :: T[k] \rightarrow T$

10.  $\text{zip} :: (\text{S}[\text{k}], \text{T}[\text{k}]) \rightarrow (\text{S}, \text{T})[\text{k}]$
11.  $\text{unzip} :: (\text{S}, \text{T})[\text{k}] \rightarrow (\text{S}[\text{k}], \text{T}[\text{k}])$
12.  $\text{mem\_read } p :: () \rightarrow \text{T}[p]$
13.  $\text{mem\_write } p :: \text{T}[p] \rightarrow ()$

## 2.2 Sequential Elements

1.  $\text{serialize } k :: [\text{T}[k], \emptyset(1:k-1)] \rightarrow \{k, \text{T}\}$
2.  $\text{deserialize } k :: \{k, \text{T}\} \rightarrow [\emptyset(0:k-2), \text{T}[k]]$

## 3 Basic Applications

These are simple combinations of the basic elements.

### 3.1 Passthrough

1.  $\text{mem\_write } 1 \$ \text{mem\_read } 1$
2.  $\text{mem\_write } t \$ \text{mem\_write } t$

### 3.2 Array-Stream Conversions

1.  $\text{mem\_write } 1 \$ \text{deserialize } t \$ \text{mem\_read } t$

Note that  $\text{mem\_read}$  fires once every  $t$ 'th clock cycle

2.  $\text{mem\_write } 1 \$ \text{deserialize } t \$ \text{serialize } t \$ \text{mem\_read } 1$

Note  $\text{mem\_write}$  fires every  $t$ 'th clock cycle

### 3.3 Map

1.  $\text{mem\_write } 1 \$ \text{map } 1 f \$ \text{mem\_read } 1$
2.  $\text{mem\_write } t \$ \text{map } t f \$ \text{mem\_read } t$
3.  $\text{mem\_write } t \$ \text{map } t f2 \$ \text{map } t f1 \$ \text{mem\_read } t$

### 3.4 Reduce

1. mem\_write 1 \$ reduce t f \$ mem\_read t
2. mem\_write 1 \$ reduce t f \$ deserialize t f \$ mem\_read 1

Note everything after deserialize fires every t'th clock cycle

### 3.5 Array Dimension Conversions

1. mem\_write  $\frac{t}{p}$  \$ partition p t \$ mem\_read t

Note that the element type mem\_write is writing is  $T[p]$ , and it writes  $\frac{t}{p}$  of them every clock.

2. mem\_write t \$ flatten t \$ partition t \$ mem\_read t
3. mem\_write 1 \$ flatten t \$ partition t \$ deserialize t \$ mem\_read t

Note everything after deserialize fires once every t'th clock cycle

4. mem\_write 1 \$ down t \$ up t \$ mem\_read 1

## 4 Composed Elements

These are elements that are composed from basic elements and other other composed elements.

### 4.1 Sequential Versions Of Basic Combinational Elements

These are operations that perform the same operations as the basic ones, but do it over multiple clock cycles.

1. map\_seq p f ::  $[S_1[p], \emptyset(1:p-1)] \rightarrow \dots \rightarrow [S_{n-1}[p], \emptyset(1:p-1)] \rightarrow [\emptyset(0:p-2), T[p]]$

s.t.  $f :: S_1 \rightarrow \dots \rightarrow S_n \rightarrow T$

This map takes all the inputs in on the first cycle of the stream and emits all the outputs on the final cycle of the stream.

implementation:  $\text{map\_seq } p \ f = \text{deserialize } p \ \$ \ \text{map } 1 \ f \ \$ \ \text{serialize } p$

note that in the above implementation, the type for `serialize` contains all the different input types to `map`

2.  $\text{map\_seq\_stream } p \ f :: [S_1[p], \emptyset(1:p-1)] \rightarrow \dots \rightarrow [S_{n-1}[p], \emptyset(1:p-1)] \rightarrow \{p, T\}$

s.t.  $f :: S_1 \rightarrow \dots \rightarrow S_n \rightarrow T$

This `map` takes all the inputs in on the first cycle of the stream and emits one output on each cycle of the stream.

implementation:  $\text{map\_seq\_stream } p \ f = \text{map } 1 \ f \ \$ \ \text{serialize } p$

3.  $\text{reduce } p \ f :: T[p] \rightarrow T$

s.t.  $f :: (T, T) \rightarrow T$

4.  $\text{up } k :: T \rightarrow T[k]$

5.  $\text{down } k :: T[k] \rightarrow T$