1 Type Notation

1.1 Combinational Element Types

The type signature of combinational elements is:

```
input 0 type \rightarrow ... \rightarrow input n-1 type \rightarrow output type
```

Since these combinational elements process all inputs and output every clock cycle, they do not need ready-valid signals to indicate when they are ready for input or emitting valid outputs.

Each input or output has type T or T[p]. T is a base type, and it can contain nested types like arrays that are not relevant for the current operation. T[p] is an array of length p of T's. T[p][q] is an array of length p of arrays of length p of T's.

1.2 Sequential Element Types

The type signature of sequential elements is:

```
{input 0 num cycles, input 0 type per cycle} \rightarrow \dots \rightarrow {input n-1 num cycles, input n-1 type per cycle} \rightarrow {ouput num cycles, output type per cycle}
```

One of the inputs or outputs of a stream may have different types during different clock cycles in a stream. For example, a sequential reduce may emit invalid data for most of the stream's cycles and then emit the result on the final cycle of the stream. Instead of {cycles, type for all cycles}, this type is represented in the following way:

```
[type at cycle 0, type at cycle 1, ..., type at cycle n-1]
```

For short-hand where a type is the same for multiple cycles:

```
[type at cycle 0[0:n-1], type at cycle n-1]
```

The invalid type is represented as \emptyset .

These elements interfaces also must have clock inputs and may have ready-valid inputs and outputs. These ready-valid handshake ports indicate:

1. ready

input: indicates to this sequential element that the next one in the pipeline has completed its prior input stream and is ready to receive more input.

output: indicates to the previous sequential element in the pipeline that this one has completed its prior input stream and is ready to receive more input.

2. valid

input: indicates to this sequential element that the previous one in the pipeline is emitting valid data that this sequential element can use as input.

output: indicates to the next sequential element in the pipeline that this one is emitting valid data that the next one can use as input.

2 Basic Elements

These are elements that are not built using other Aetherling elements.

2.1 Combinational Elements

```
tuple :: S \rightarrow T \rightarrow (S,T)
lb p w :: T[p] \rightarrow T[w+p-1]
overlap_partition p w :: T[w+p-1] \rightarrow T[p][w]
partition p k :: T[k] \rightarrow T[k/p][p]
flatten p k :: T[k/p][p] \rightarrow T[k]
map p f :: S<sub>1</sub>[p] \rightarrow ... \rightarrow S<sub>n</sub>[p] \rightarrow T[p]
s.t. f :: S<sub>1</sub> \rightarrow ... \rightarrow S<sub>n</sub> \rightarrow T
reduce p f :: T[p] \rightarrow T
s.t. f :: (T,T)\rightarrow T
up k :: T \rightarrow T[k]
down k :: T[k] \rightarrow T
zip :: (S[k],T[k]) \rightarrow (S,T)[k]
unzip :: (S,T)[k] \rightarrow (S[k], T[k])
mem_read p :: () \rightarrow T[p]
mem_write p :: T[p] \rightarrow ()
```

2.2 Sequential Elements

```
serialize k :: \{1, T[k]\} \rightarrow \{k, T\}
deserialize k :: \{k, T\} \rightarrow \{1, T[k]\}
```

3 Basic Applications

These are simple combinations of the basic elements.

3.1 Passthrough

```
mem_write 1 $ mem_read 1 mem_write t $ mem_write t
```

3.2 Array-Stream Conversions

mem_write 1 \$ deserialize t \$ mem_read t
Note that mem_read fires onces every t'th clock cycle
mem_write 1 \$ deserialize t \$ serialize t \$ mem_read 1
Note mem_write fires every t'th clock cycle

3.3 Map

```
mem_write 1 $ map 1 f $ mem_read 1
mem_write t $ map t f $ mem_read t
mem_write t $ map t f2 $ map t f1 $ mem_read t
```

3.4 Reduce

```
mem_write 1 $ reduce t f $ mem_read t mem_write 1 $ reduce t f $ deserialize t f $ mem_read 1

Note everything after deserialize fires every t'th clock cycle
```

3.5 Array Dimension Conversions

mem_write $\frac{t}{p}$ \$ partition p t \$ mem_read t
Note that the element type mem_write is writing is T[p], and it writes $\frac{t}{p}$ of them every clock.
mem_write t \$ flatten t \$ partition t \$ mem_read t
mem_write 1 \$ flatten t \$ partition t \$ deserialize t \$ mem_read t
Note everything after deserialize fires onces every t'th clock cycle mem_write 1 \$ down t \$ up t \$ mem_read 1

4 Composed Elements

These are elements that are composed from basic elements and other other composed elements.

4.1 Multi-Cycle Versions Of Basic Combinational Elements

These are operations that perform the same operations as the basic ones, but do it over multiple clock cycles.

```
map_seq p f :: [\emptyset]\{p, S_1\} \to ... \to \{p, S_n\} \to T[p]

s.t. f :: S_1 \to ... \to S_n \to T

reduce p f :: T[p] \to T s.t. f :: (T,T) \to T

up k :: T \to T[k]

down k :: T[k] \to T

zip :: (S[k],T[k]) \to (S,T)[k]

unzip :: (S,T)[k] \to (S[k],T[k])

mem_read p :: () \to T[p]

mem_write p :: T[p] \to ()
```