COMP1411 (Spring 2022) Introduction to Computer Systems

Individual Assignment 2 Duration: <u>00:00, 19-Mar-2022</u> ~ <u>23:59, 20-Mar-2022</u>

Name	
Student number	

Question 1. [3 marks]

In this question, we use the Y86-64 instruction set (please refer to Lecture 4-6).

1(a) [1 mark]

Write the machine code encoding of the assembly instruction:

"mrmovq 0x15F(%rbx), %rax".

Please write the bytes of the machine code in hex-decimal form, i.e., using two hex-decimal digits to represent one byte. You are allowed to leave spaces between adjacent bytes for better readability. The machine has a little-endian byte ordering.

Show your steps. Only giving the final result will NOT get a full mark of this question.

Answer:

mrmovq D(rB), rA \rightarrow mrmovq 0x15F(%rbx), %rax

mrmovq: 50, rA: 0, rB: 3, D: 0x15F = 5F 01 00 00 00 00 00 00

50 rA rB D **>** 50 03 5F 01 00 00 00 00 00 00

Answer is: 50 03 5F 01 00 00 00 00 00 00

1(b) [2 marks]

Consider the execution of the instruction "mrmovq 0x15F(%rbx), %rax". Assume that for now, the data in register %rbx is 0x200, just before executing this instruction, the value of PC is 0x420. We use "**vm**" to represent the data read from the main memory.

Describe the steps done in the following stages: Fetch, Decode, Execute, Memory, Write Back, PC update, by filling in the blanks in the table below.

Note that you are required to fill in the generic form of each step in the second column; and in the third column, fill in the steps for the instruction "mrmovq 0x15F (%rbx), %rax" with the above given values. If you think there should not be a step in some stage, just leave the blanks unfilled.


The symbol "←" means reading something from the right side and assign the value to the left side. X:Y means assign the highest 4 bits of a byte to X, and assign the lowest 4 bits of the byte to Y.

Answer:

Stages	mrmovq D(rB), rA	mrmovq 0x15F(%rbx), %rax
Fetch	icode: ifun ←M1 [PC]	icode: ifun ←M1 [0x420] = 5:0_
	rA:rB ← _M1 [PC + 1]_	$rA:rB \leftarrow M1 [0x421] = 0:3_$
	valC ← _M8 [PC + 2]_	valC \leftarrow M8 [0x423] = 0x15F
	valP ←PC + 10	valP \leftarrow 0x423 + 10 = 0x42D
Decode	valB ← _R[rB]_	valB ←R[%rbx] = 0x200
Execute	valE ← _valB + valC_	valE \leftarrow _0x200 + 0x15F = 0x35F_
Memory	$valM \leftarrow M_8[_valE_]$	$valM \leftarrow M_8[_0x35F_]$
Write back	R[rA] ← _valM	R[%rax] ← _valM_
PC update	PC ← _valP	PC ←valP = 0x42D

Question 2. [3 marks]

Suppose a combinational logic is implemented by 6 serially connected components named from A to F. The whole computation logic can be viewed as an instruction. The number on each component is the time delay spent on this component, in time unit ps, where $1ps = 10^{-12}$ second. Operating each register will take 20ps.



Throughput is defined as how many instructions can be executed on average in one second for a pipeline, and the unit of throughput is IPS, instructions per second.

Latency refers to the time duration starting from the very first component and ending with the last register operation finished, the time unit for latency is ps.

For throughput, please write the result in the form $X.XX * 10^Y$ IPS, where X.XX means one digit before the dot and two fractional digits after the dot, and Y is the exponent.

- **2(a)** Make the computation logic a 3-stage pipeline design that has the maximal throughput. Note that a register shall be inserted after each stage to separate their combinational logics. [1.5 marks]
 - Please answer how to partition the stages.
 - Please compute the throughput and latency for your pipeline design, with steps.

Throughput =
$$1 / ((105 + 20) * 10 ^ (-12)) = 8.00 * 10^9 IPS$$

Latency =
$$(105 + 20) * 3 = 375 ps$$

- **2(b)** Make the computation logic a 4-stage pipeline design that has the maximal throughput. Note that a register shall be inserted after each stage to separate their combinational logics. [1.5 marks]
 - Please answer how to partition the stages.
 - Please compute the throughput and latency for your pipeline design, with steps.

Throughput =
$$1 / ((90 + 20) * 10^{(-12)}) = 9.09 * 10^{9}$$
 IPS

Latency =
$$(90 + 20) * 4 = 440 \text{ ps}$$

Question 3. [4 marks]

The following byte sequence is the machine code of a function compiled with the Y86-64 instruction set (refer to Lecture 6). The memory address of the first byte is 0x200. Note that the byte sequence is written in hex-decimal form, i.e., each number/letter is one hex-decimal number representing 4 binary bits, and two numbers/letters represent one byte. Assume the machine is a big-endian byte order machine. Assume that by default the value in register %rax will be returned. The machine has a little-endian byte ordering.

30F00000000000002830F300000000000000030F100000000000 00270000000000022B60036110620076000000000000227203090

Please write out the assembly instructions (in Y86-64 instruction set) corresponding to the machine codes given by the above bytes sequence, and explain what this function is computing.

0x200: 30 F0 28 00 00 00 00 00 00 00 **→** irmovq 0x28, %rax

0x20A: 30 F3 00 00 00 00 00 00 00 00 → irmovq \$0, %rbx

0x214: 30 F1 02 00 00 00 00 00 00 00 → irmovq \$2, %rcx

0x227: 60 03 → addq %rax, %rbx

0x229: 61 10 → subq %rcx, %rax

0x22B: 62 00 → andq %rax, %rax

 $0x22D: 76\ 27\ 02\ 00\ 00\ 00\ 00\ 00\ 00\ \rightarrow ig\ 0x227$

0x236: 20 30 → rrmovq %rbx, %rax

 $0x238: 90 \rightarrow ret$

Answer:

irmovq 0x28, %rax

irmovq \$0, %rbx

irmovq \$2, %rcx

jmp 0x22B

addq %rax, %rbx
subq %rcx, %rax
andq %rax, %rax
jg 0x227
rrmovq %rbx, %rax
ret