
# CO\_Lab2\_111550076

### 1. Architecture Diagrams

Show your ALU control (if you have one), main control and single-cycle processor design by "Schematic" tool in Vivado, or draw them by yourself. And briefly explain them.

### 1. alu\_control




Design: follow by the textbook

## The Second-Level Control Unit (ALU)


Classify rows into 2 sets (1 and 0). Find the simplest rules to distinguish the 1-set from the 0-set.

	ALU	JOp		Operation							
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	$C_3 C_2 C_1 C_0$		
1	0	0	X	Х	X	X	X	X	0 0 1 0 (lw/sw)		
2	X (0)		Х	Х	X	X	X	X	0 1 1 0 (beq)		
3	1	X (0)	Х	Х	0	0	0	0	0 0 1 0 (add)		
4	1	X (0)	X	X	0	0	1	0	0 1 1 0 (sub)		
5	1	X (0)	X	Х	0	1	0	0	0 0 0 0 (AND)		
6	1	X (0)	X	Х	0	1	0	1	0 0 0 1 (OR)		
7	1	X (0)	X	X	1	0	1	0	0 1 1 1 (slt)		

	ALI	U <b>O</b> p	Function code fields								
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO			
$\mathbb{C}_2$	X	X	X X	X	X	X X	X 1	Х			
$\sim_2$	1							Х			
	AL	J <b>O</b> p	Function code fields								
	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO			
	0	Х	Х	Х	Х	Х	Х	Х			
$C_1$	X	Х	X	Х	Х	0	Х	Х			
	ALI	J <b>O</b> p	Function code fields								
Ĭ	ALUOp1	ALUOp0	F5	F4	F3	F2	F1	FO			
	1	Х	Х	Х	Х	Х	Х	1			
Co	1	Х	Х	Х	1	Х	Х	X			



### 2. Main control




Design:

- 1. follow the textbook, use combinational logic and mux to assign the output.
- 2. put function code into control.v to ensure nop instruction don't do any execution;
- 3. The description mentions that the ori and lui instructions only use the regWrite operation. These instructions require regDist to be set to 0, which automatically occurs if the opcode is not in the R-format.

# **Control Signal Settings**


			Memto-		Mem	Mem				
Instruction	RegDst	Various		Write				ALUOp1		
R-format	11	0	0	1	0	0	0		1	0
lw	0	1	1	1	1	0	0		0	0
sw	X	1	×	0	0	1	0	_	0	0
bea	X	0	X	0	0	0	1	0		1
Input or output			R-format		lw		sw		beq	
Inputs	Op5		0		1		1		0	
	Op4		0		0		0		0	
	Op3		0		0		1		0	
	Op2		0		0		0		1	
	Op1		0		1		1		0	
	Op	0	0		1		1		0	
Outputs	RegDst		1		0		Х		X	
	ALUSrc		0		1		1		0	
	MemtoReg		0		1		X		Х	
	RegWrite		1		1		0		0	
	MemRead		0		1		0		0	
	MemWrite		0		0		1		0	
	Bran	nch	0		0		0		1	
	ALUC	ALUOp1			0		0		0	
®	ALUC	Op2	0		0		0			1

### 3. single cycle.



## 2. Experiment result

#### 1. waveform



#### 2. Other testcase

```
.data
                                 # start of Dynamic Data (pointed by $gp)
                0x10008000
                                 # 0($gp)
hun:
        .word
                0x00114514
                0xf1919810
hah:
        .word
        .word
                0x1
                0x2
        .word
                                 # 16($gp)
        .word
                0x3
                                 # start of Text (pointed by PC),
        .text
                0x00400000
                                 # Be careful there might be some other ins
                                 # Recommend at least 9 instructions to cov
                $t0, 0x12345678
main:
        li
        sub
                $t1, $gp, $t0
                $a0, $t1, $gp
        slt
        add
                $t2, $t1, $gp
                                 # $t0 = $gp
                                 # test NOP
        nop
                $t4, $t1, $t2
        and
                                 # test AND
                $t5, $t1, $t2
        or
                                 # test OR
                                 # test NOP
        nop
        lw
                $t5, hun
                              # test LW
                $t5, 8($gp)
                                 # test SW
        SW
```

```
nop
                                  # test NOP
        j
                                  # [btg] should jump
                 end
                 $t5, hah
                                  # [end]
end:
        lw
                 $t5, 12($gp)
        SW
                                  # test NOP
        nop
        li
                 $a3, 0xa114514a # test li (lui, ori)
                 $t6, $t2, $t3
        slt
                 $zero, $t6, func
        beq
func:
                 $t6, 0x18476502
        li
```

測試大部分的operation,順便多放幾個nop看看有沒有忽略。 result:

```
==== Test 0 PASSED ====

#### Test Result ####

Passed 1:0

Failed 0:

#### all passed!
```

# 3. Answer the following questions

# 1. When does write to register/memory happen during the clock cycle? How about read?

In a clock cycle, writes to registers or memory typically occur at the rising or falling edge of the clock signal, depending on the system design. Reads, on the other hand, can be performed at any time during the clock cycle, as long as the data is stable and available when needed.

2. Translate the "branch" pseudo instructions (blt, bgt, ble, bge) in the Green Card into real instructions. Only at register can be modified, and other common registers should not be modified.

# blt:

slt \$at, \$t0, \$t1

bne \$at, \$zero, label

### bgt:

slt \$at, \$t1, \$t0

bne \$at, \$zero, label

#### ble:

slt \$at, \$t1, \$t0

beg \$at, \$zero, label

#### bge:

slt \$at, \$t0, \$t1

beq \$at, \$zero, label

# 3. Give a single beq assembly instruction that causes infinite loop. (consider that there's no delay slot)

loop: beq \$zero, \$zero, loop

4. The j instruction can only jump to instructions within the "block" defined by "(PC+4)[31:28]". Design a method to allow j to jump to the next block (block number + 1) using another j.

j func nop

func:

lui \$at, upper\_bits ori \$at, \$at, lower\_bits jr \$at

nop

### 5. Why a Single-Cycle implementation is not used today?5.

Single-cycle processor implementations are not favored in modern computing primarily due to performance and efficiency concerns:

- Clock Speed Limitation: In a single-cycle design, all operations of an instruction (fetching, decoding, executing, and writing back) must complete within one clock cycle. To ensure the slowest operations can be completed, the clock speed must be reduced, which limits the overall performance of the processor.
- 2. **Inefficient Resource Utilization**: Since all stages of instruction processing are bound to a single cycle, faster stages must wait for the slower ones to complete. This mismatch leads to poor utilization of the processor's capabilities, as quicker operations are delayed by the inherent limitations of slower ones.

These constraints make single-cycle processors unsuitable for high-performance applications, leading to the adoption of more efficient architectures like pipelining, where different stages of multiple instructions are processed simultaneously to enhance throughput and maximize hardware utilization.

### 4. Problems Encountered & Solution

I discovered that the system is more complex and challenging to debug, so I've started taking notes and labeling diagrams in the textbook to ensure that all paths are connected and clear. This helps me ensure a better understanding and tracking of the entire process.

# 5. feedback

It's exciting to really understand the CPU architecture from the textbook diagrams, rather than just trying to imagine it. Being able to see and annotate the figures directly helps clarify the handwriting issues and makes for excellent homework practice.