

DC coupling from the analogue amplifier to the ADC .

version 1.0

General remarks

(number below are proposals, to be agreed)

The DC level of the signal is suppose to be at 15% of the full range

($V_+ = V_{cmm} - .43$, $V_- = V_{cmm} + .43$), If $V_{cmm} = 0.9V$: $V_+ = .47V$, $V_- = 1.33V$)



The initial error can be +/- 5 % of this value


The drift +/- 5 % . $\ll 1\% / 60s$

For version 1.0 it are principles. Values are not final

resistor network :

1. inject "current" (positive, negative) at the input to get an offset
2. Change the CMM level by the Vocm to .8V





The voltage drop is made over the feed back resistors (R_{fm})

The impedance on the input nodes is kept the same.

Due to the lower V_{com} the currents are not equal.

Therefore R_7 is used to have the output currents of the amplifier roughly the same .

According the data base it should be able to change V_{com} between 0.3 and 3 V.

But in the simulation v_{com} doesn't go below 1.4 V.

With the evaluation board I can bring down v_{com} to 0.9V but when v_{com} goes below 1.1 V the gain start to drop and is (almost?) zero when $v_{com} = 0.9$ V. (need answer from Analog devices to understand the range).

V_{com} of the ADC could also be set to 1.2 V (David comments :)

So in this simulation I used a voltage divider to bring the common mode further down to 0.9V.

The divider is roughly 2/3 time the signal.

The divider has to be placed close to the ADC to have a noise filter together with C_{of} (= $\sim 25\text{pF} + 2\text{pF}$ ADC input). The bandwidth of the ADC input circuit is 187 MHz. To limit the current R_{g1} and R_{g2} could be increased and C_{of2} could be smaller. (David can you comment on this).

To get the gain correct the R_{fm} and C_{fp} where change to get a higher gain, not calculated in detail.

The power supply current increase with $\sim 8\text{mA}$ ($40\text{mW} * 32 = 1.3 \text{ W}$)

V_{ref} :

Not clear if this can be (filtered) V_{cc} . Current for 32 channels is to high for a standard 4.7V ref . options :

1. V_{ref} with output amplifiers
2. Accept some shifts in V_{cc} . As all are analogue and buffered there are no big load changes so only small drifts are to be expected
3. have one dedicated regulator for the V_{ref} .

Always need filters on the V_{ref} inputs to avoid cross-talk between the channels.

One of the concerns is the CMMR because the amplifier has different output currents.

Also the AC impedance to ground at the input is different.

other amplifiers

LT6220 no rely stable.


TSH74 to low bandwidth in addition high supply current (10mA / amplifier)

Also high input current , 10uA , offset 5 uA.

But cheap 0.5 -- 07 Euro for 4 amplifiers . 2 amplifiers package is more expensive.


same pulse response as shown for LM6152A

Also seems to be stable without $C_{fb}=0$.



(farnell comes with with alternative TEXAS INSTRUMENTS OPA4353UA Operational Amplifier, QUAD, 44 MHz, 4, 22 V/ μ s, 2.7V to 5.5V, SOIC, 14 , 3.22 Euro)

simulated with $V_{ee}=0$ and $V_{cc}=5$ V. V_{off} 2.94, 2.06



LT1805 LT1810 look good but expensive


MCP661 also looks reasonable from price , not clear if it is stable at gain = -1, it doesn't simulate.

LM6152A :

Amplifier solution

This is not yet defined in detail

This is the principle circuit.



The (dual) amplifiers (rail to rail) are relative expensive more then 1.5 Euro / ch. (supply $< 3\text{mA}$)

The TSH70 is a cheap one (< 0.5 Euro /channel) but needs 10 mA.

Offset will be corrected partially by changing vcom

Concern will be the linearity near the 0V (how good is rail to rail output ?).

Eventually do the same trick as with the resistor network and use a network divider to bring down further the V_{cm}