

MACHINE

TYPES

SEES

BIT_DEFINITION,
BIT_VECTOR_DEFINITION,
BIT_VECTOR_ARITHMETICS,
BYTE_DEFINITION,
POWER2

CONSTANTS

UCHAR_LENGTH,
UCHAR,
NB_UCHARS,
INST_SZ,
INSTRUCTION,
NB_INSTRUCTIONS,
INSTRUCTION_MAX,
instruction_next,
byte_to_uchar,
uchar_to_byte,
REGISTER,
REGISTER0,
REGISTER1

PROPERTIES

$UCHAR_LENGTH \in \mathcal{N} \wedge$
 $NB_UCHARS \in \mathcal{N} \wedge$
 $INST_SZ \in \mathcal{N} \wedge$
 $NB_INSTRUCTIONS \in \mathcal{N} \wedge$
 $UCHAR_LENGTH = 8 \wedge$
 $NB_UCHARS = 2^{UCHAR_LENGTH} \wedge$
 $UCHAR = 0 \dots (NB_UCHARS-1) \wedge$
 $NB_INSTRUCTIONS = 2^{INST_SZ} \wedge$
 $INSTRUCTION_MAX = NB_INSTRUCTIONS - 1 \wedge$
 $INSTRUCTION = 0 \dots INSTRUCTION_MAX \wedge$
 $instruction_next \in INSTRUCTION \rightarrow INSTRUCTION \wedge$
 $instruction_next =$
 $\{pp, qq \mid pp \in INSTRUCTION \wedge qq \in INSTRUCTION \wedge 0 \leq pp \wedge pp <$
 $NB_INSTRUCTIONS-1 \wedge qq = pp+1\} \cup$
 $\{NB_INSTRUCTIONS-1 \mapsto 0\} \wedge$
 $byte_to_uchar \in BYTE \rightarrow UCHAR \wedge$
 $\forall (vv) . (vv \in BYTE \Rightarrow byte_to_uchar(vv) = bv_to_nat(vv)) \wedge$
 $uchar_to_byte \in UCHAR \rightarrow BYTE \wedge$
 $uchar_to_byte = byte_to_uchar^{-1} \wedge$

$REGISTER = 0 \dots 255 \wedge$
 $REGISTER0 = 0 \dots 127 \wedge$
 $REGISTER1 = 128 \dots 255$

ASSERTIONS

$NB_UCHARS = 256;$
 $\forall (nn). (nn \in UCHAR \Rightarrow 0 \leq nn);$
 $\forall (nn). (nn \in UCHAR \Rightarrow nn \leq 255);$
 $REGISTER = UCHAR$

END