

MACHINE

PIC

SEES

BIT_DEFINITION,
BYTE_DEFINITION,
TYPES

USES

ALU

VARIABLES

mem,
W_REGISTER,
pc,
stack,
sp

INVARIANT

$mem \in REGISTER \rightarrow BYTE \wedge$
 $W_REGISTER \in BYTE \wedge$
 $pc \in INSTRUCTION \wedge$
 $sp \in \mathcal{N} \wedge$
 $stack \in \mathcal{N} \leftrightarrow INSTRUCTION \wedge$
 $\mathbf{dom}(stack) = 0 \dots (sp-1)$

CONSTANTS

IRP_POS, RP1_POS, RP0_POS, TO_POS, PD_POS,
ZERO_POS, DCARRY_POS, CARRY_POS,

INDF_ADDR0, TMR0_ADDR, PCL_ADDR,
STATUS_ADDR0, FSR_ADDR0,
PORTA_ADDR, PORTB_ADDR,
PCLATH_ADDR0, INTCON_ADDR0, PIR1_ADDR, CMCON_ADDR,
INDF_ADDR1, STATUS_ADDR1, FSR_ADDR1,
TRISA_ADDR, TRISB_ADDR,
PCLATH_ADDR1, INTCON_ADDR1, PIE1_ADDR, PCON_ADDR, LININTF_ADDR,
VRCON_ADDR,

UNIMPLEMENTED_LOCATIONS,

get_address,

get_offset

PROPERTIES

$$\begin{aligned}
& \text{INDF_ADDR0} \in \text{REGISTER} \wedge \quad \text{INDF_ADDR0} = 0 \wedge \\
& \text{TMR0_ADDR} \in \text{REGISTER} \wedge \quad \text{TMR0_ADDR} = 1 \wedge \\
& \text{PCL_ADDR} \in \text{REGISTER} \wedge \quad \text{PCL_ADDR} = 2 \wedge \\
& \text{STATUS_ADDR0} \in \text{REGISTER} \wedge \quad \text{STATUS_ADDR0} = 3 \wedge \\
& \text{FSR_ADDR0} \in \text{REGISTER} \wedge \quad \text{FSR_ADDR0} = 4 \wedge \\
& \text{PORTA_ADDR} \in \text{REGISTER} \wedge \quad \text{PORTA_ADDR} = 5 \wedge \\
& \text{PORTB_ADDR} \in \text{REGISTER} \wedge \quad \text{PORTB_ADDR} = 6 \wedge \\
& \text{PCLATH_ADDR0} \in \text{REGISTER} \wedge \quad \text{PCLATH_ADDR0} = 10 \wedge \\
& \text{INTCON_ADDR0} \in \text{REGISTER} \wedge \quad \text{INTCON_ADDR0} = 11 \wedge \\
& \text{PIR1_ADDR} \in \text{REGISTER} \wedge \quad \text{PIR1_ADDR} = 12 \wedge \\
& \text{CMCON_ADDR} \in \text{REGISTER} \wedge \quad \text{CMCON_ADDR} = 127 \wedge \\
& \text{INDF_ADDR1} \in \text{REGISTER} \wedge \quad \text{INDF_ADDR1} = 128 \wedge \\
& \text{STATUS_ADDR1} \in \text{REGISTER} \wedge \quad \text{STATUS_ADDR1} = 131 \wedge \\
& \text{FSR_ADDR1} \in \text{REGISTER} \wedge \quad \text{FSR_ADDR1} = 132 \wedge \\
& \text{TRISA_ADDR} \in \text{REGISTER} \wedge \quad \text{TRISA_ADDR} = 133 \wedge \\
& \text{TRISB_ADDR} \in \text{REGISTER} \wedge \quad \text{TRISB_ADDR} = 134 \wedge \\
& \text{PCLATH_ADDR1} \in \text{REGISTER} \wedge \quad \text{PCLATH_ADDR1} = 138 \wedge \\
& \text{INTCON_ADDR1} \in \text{REGISTER} \wedge \quad \text{INTCON_ADDR1} = 139 \wedge \\
& \text{PIE1_ADDR} \in \text{REGISTER} \wedge \quad \text{PIE1_ADDR} = 140 \wedge \\
& \text{PCON_ADDR} \in \text{REGISTER} \wedge \quad \text{PCON_ADDR} = 142 \wedge \\
& \text{LININTF_ADDR} \in \text{REGISTER} \wedge \quad \text{LININTF_ADDR} = 144 \wedge \\
& \text{VRCON_ADDR} \in \text{REGISTER} \wedge \quad \text{VRCON_ADDR} = 159 \wedge
\end{aligned}$$

UNIMPLEMENTED_LOCATIONS =

$7 \dots 9 \cup 13 \dots 30 \cup 135 \dots 137 \cup \{141\} \cup \{143\} \cup 145 \dots 158 \cup 192 \dots 240 \wedge$

$$\begin{aligned}
& \text{IRP_POS} \in \text{BYTE_INDEX} \wedge \quad \text{IRP_POS} = 7 \wedge \\
& \text{RP1_POS} \in \text{BYTE_INDEX} \wedge \quad \text{RP1_POS} = 6 \wedge \\
& \text{RP0_POS} \in \text{BYTE_INDEX} \wedge \quad \text{RP0_POS} = 5 \wedge \\
& \text{TO_POS} \in \text{BYTE_INDEX} \wedge \quad \text{TO_POS} = 4 \wedge \\
& \text{PD_POS} \in \text{BYTE_INDEX} \wedge \quad \text{PD_POS} = 3 \wedge \\
& \text{ZERO_POS} \in \text{BYTE_INDEX} \wedge \quad \text{ZERO_POS} = 2 \wedge \\
& \text{DCARRY_POS} \in \text{BYTE_INDEX} \wedge \quad \text{DCARRY_POS} = 1 \wedge \\
& \text{CARRY_POS} \in \text{BYTE_INDEX} \wedge \quad \text{CARRY_POS} = 0 \wedge
\end{aligned}$$

$$\begin{aligned}
& \text{get_offset} : ((\text{REGISTER} \times \text{REGISTER}) \rightarrow \text{REGISTER}) \wedge \\
& \quad \forall (ff, ind). (ff \in \text{REGISTER} \wedge ind \in \text{REGISTER} \Rightarrow \\
& \quad \quad ((ff = \text{INDF_ADDR0} \Rightarrow \text{get_offset}(ind, ff) = ind) \wedge \\
& \quad \quad (ff \neq \text{INDF_ADDR0} \Rightarrow \text{get_offset}(ind, ff) = ff))) \wedge \\
& \text{get_address} : ((\text{REGISTER} \times \text{BIT} \times \text{REGISTER}) \rightarrow \text{REGISTER}) \wedge \\
& \quad \forall (ff, bb, ind). (ff \in \text{REGISTER} \wedge bb \in \text{BIT} \wedge ind \in \text{REGISTER} \Rightarrow \\
& \quad \quad (\text{get_address}(ff, bb, ind) = 128 \times bb + \text{get_offset}(ff, ind)))
\end{aligned}$$

ASSERTIONS

$\text{ran}(\text{mem}) \subseteq \text{BYTE};$
 $\text{dom}(\text{mem}) = \text{REGISTER}$

DEFINITIONS

```

INDF_VAL0 == mem(INDF_ADDR0);
TMR0_VAL == mem(TMR0_ADDR);
PCL_VAL == mem(PCL_ADDR);
STATUS_VAL0 == mem(STATUS_ADDR0);
FSR_VAL0 == mem(FSR_ADDR0);
FSR_VAL == FSR_VAL0;
INDF_REGISTER == INDF_VAL0;
STATUS_REGISTER == STATUS_VAL0;
PORTA_VAL == mem(PORTA_ADDR);
PORTB_VAL == mem(PORTB_ADDR);
INDF_VAL1 == mem(INDF_ADDR1);
STATUS_VAL1 == mem(STATUS_ADDR1);
FSR_VAL1 == mem(FSR_ADDR1);
TRISA_VAL == mem(TRISA_ADDR);
TRISB_VAL == mem(TRISB_ADDR);

```

```

RP1_VAL0 == STATUS_VAL0(RP1_POS);
RP1_VAL1 == STATUS_VAL1(RP1_POS);

```

```

RP0_VAL0 == STATUS_VAL0(RP0_POS);
RP0_VAL1 == STATUS_VAL1(RP0_POS);
RP0_VAL == RP0_VAL0;

```

```

ZERO_VAL0 == STATUS_VAL0(ZERO_POS);
ZERO_VAL1 == STATUS_VAL1(ZERO_POS);

```

```

DCARRY_VAL0 == STATUS_VAL0(DCARRY_POS);
DCARRY_VAL1 == STATUS_VAL1(DCARRY_POS);

```

```

CARRY_VAL0 == STATUS_VAL0(CARRY_POS);
CARRY_VAL1 == STATUS_VAL1(CARRY_POS);

```

```

update_status_register(zero, digit_carry, carry) ==
  (STATUS_REGISTER  $\Leftarrow$  { ZERO_POS  $\mapsto$  bool_to_bit(zero),
    DCARRY_POS  $\mapsto$  bool_to_bit(digit_carry),
    CARRY_POS  $\mapsto$  bool_to_bit(carry) });
update_status(zero, digit_carry, carry) ==
  (mem  $\Leftarrow$  { STATUS_ADDR0  $\mapsto$  update_status_register(zero, digit_carry, carry),
    STATUS_ADDR1  $\mapsto$  update_status_register(zero, digit_carry, carry) })

```

INITIALISATION

```

W_REGISTER  $\in$  BYTE ||
ANY random, init_status WHERE
  random  $\in$  REGISTER  $\rightarrow$  BYTE  $\wedge$ 
  init_status  $\in$  BYTE  $\wedge$ 
  init_status (RP1_POS) = 0
THEN
  mem := random  $\Leftarrow$  { INDF_ADDR0  $\mapsto$  BYTE_ZERO,
    STATUS_ADDR0  $\mapsto$  init_status,
    INDF_ADDR1  $\mapsto$  BYTE_ZERO,
    STATUS_ADDR1  $\mapsto$  init_status }

```

```

         $\Leftarrow (UNIMPLEMENTED\_LOCATIONS \times \{ BYTE\_ZERO \})$ 
END ||
 $pc := INSTRUCTION$  ||
 $stack := \emptyset$  ||
 $sp := 0$ 

OPERATIONS

CALL ( $kk$ ) =
    PRE  $kk \in INSTRUCTION$  THEN
         $stack(sp) := instruction\_next(pc)$  ||
         $sp := sp + 1$  ||
         $pc := kk$ 
    END
;
RETURN =
    PRE  $sp > 0$  THEN
         $stack := \{sp - 1\} \Leftarrow stack$  ||
         $pc := stack(sp - 1)$  ||
         $sp := sp - 1$ 
    END
;
RETLW ( $kk$ ) =
    PRE  $kk \in UCHAR \wedge sp > 0$  THEN
         $pc := stack(sp - 1)$  ||
         $W\_REGISTER := uchar\_to\_byte(kk)$ 
    END
;
ADDLW ( $kk$ ) =
    PRE  $kk \in UCHAR$  THEN
        ANY  $result, carry, digit\_carry, zero$  WHERE
             $result \in UCHAR \wedge digit\_carry \in \mathbf{BOOL} \wedge carry \in \mathbf{BOOL} \wedge zero \in \mathbf{BOOL} \wedge$ 
             $result, digit\_carry, carry, zero = add(kk, byte\_to\_uchar(W\_REGISTER))$ 
        THEN
             $W\_REGISTER := uchar\_to\_byte(result)$  ||
             $mem := update\_status(zero, digit\_carry, carry)$ 
        END ||
         $pc := instruction\_next(pc)$ 
    END
;
ADDWF ( $ff, dd$ ) =
    PRE  $ff \in REGISTER0 \wedge dd \in BIT$  THEN
        ANY  $dest, result, carry, digit\_carry, zero$  WHERE
             $dest \in REGISTER \wedge$ 
             $result \in UCHAR \wedge digit\_carry \in \mathbf{BOOL} \wedge carry \in \mathbf{BOOL} \wedge zero \in \mathbf{BOOL} \wedge$ 
             $dest = get\_address(ff, RP0\_VAL, byte\_to\_uchar(FSR\_VAL)) \wedge$ 
             $result, digit\_carry, carry, zero = add(byte\_to\_uchar(mem(dest)),$ 
 $byte\_to\_uchar(W\_REGISTER))$ 
        THEN
            ANY  $mem2, bv$  WHERE
                 $bv \in BYTE \wedge bv = uchar\_to\_byte(result) \wedge$ 
                 $mem2 \in REGISTER \rightarrow BYTE \wedge$ 
                 $(dd \neq 0 \wedge dest \notin UNIMPLEMENTED\_LOCATIONS \Rightarrow mem2 = mem \Leftarrow \{ dest$ 
 $\mapsto bv \}) \wedge$ 

```

```

      ( $dd = 0 \vee dest \in UNIMPLEMENTED\_LOCATIONS \Rightarrow mem2 = mem$ )
    THEN
      IF  $dd = 0$  THEN
         $W\_REGISTER := bv$ 
      END ||
      IF  $ff \neq STATUS\_ADDR0$  THEN
         $mem := update\_status(zero, digit\_carry, carry)$ 
      END
    END
  END ||
   $pc := instruction\_next(pc)$ 
END
END

```