

Adders

module 9


10/23/2023

1 Active inputs & outputs

Logic devices can be active high or active low

- HIGH: 1 activates a input or output
- LOW: 0 activates a input or output

Negation bubble denotes an active low input, inputs without them are active high.



2 Adder

Adders are the basic building blocks of digital system processors.

2.1 building an adder


- Build a truth table
- take the sum of the inputs → s is the sum and c is the carry
- They can also be simplified by mapping

* There are 2 inputs (A,B) and two outputs (sum and carry)

| A | B | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Handwritten Karnaugh map for sum S:


$$S = \bar{A}B + A\bar{B}$$



Half Adder

$$* S = \bar{A}B + A\bar{B}$$

$$* C = AB$$




2.2 Full adder

- Same as a half adder but can now accept a carry in bit
- Carry out of first sum becomes the carry in of the next

Full Adder



* Full adder is similar to a half adder, but can accept a carry in bit

| A | B | C _{in} | S | C _{out} |
|---|---|-----------------|---|------------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



Full Adder

* SOP circuit for full adder



2.3 Cascading half adders

Cascading two half adders in series produces a full adder