

Budapest University of Technology and Economics Department of Electron Devices

Introduction to VHDL language structure, examples Digital Lab.1

Osama Ali 2024


Introduction to VHDL

- Higher-level computer languages are used to describe algorithms
 - Sequential execution
- Hardware Description Languages (HDL) are used to describe hardware
 - Not for programming, but for designing hardware
 - Most popular: VHDL, Verilog
 - Parallel (concurrent) execution
 - Instructions are all executed at the same time



A VHDL design consist of three fundamental design units

- 1. Library and Package Declaration
- 2. Entity Declaration
- 3. Architecture



Microelectronics

1. Library and Package Declaration

• Library and packages are collection of commonly used items, such as data **types**, **subprograms**, and **components**.

```
library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


Defines arithmetic
operations on arrays of
STD_LOGIC
```

• One can create package that includes several data types, constants, and components. After the IEEE library we can declare the new package.

```
library work;
use work.DataTypes_pkg.all;
```

2. Entity Declaration

- **Port_Name**: used to identify pin(s) and providing the ability to connect it to the design unit or other designs units
- Mode: give the direction of the port. It can be in, out, or inout
- <u>Data_Type</u>: define the data type of the port which can be **bit**, **integer**, **std_logic**, and many other types




3. Architecture

• Implementation of the design Always connected with a specific entity

entity(and2)is

- One entity can have several architectures
- Entity ports are available as signals within the architecture
- Contains concurrent statements



General Considerations

- Case insensitive
- Comments: '--' until end of line
- Statements are terminated by ';'
- List delimiter: ','
- Signal assignment: '<='
- User defined names:
 - letters, numbers, underscores
 - start with a letter
 - underscores



Data Types

- There is a series of pre-defined data types in VHDL through the standard and the IEEE libraries.
- Not all data types are synthesizable.

Package / library	Defined data types	
Package standard of library std	BIT, BOOLEAN, INTEGER, and REAL	
Package std_logic_1164 of library ieee	STD_LOGIC and STD_ULOGIC	
Package std_logic_arith of library ieee	SIGNED and UNSIGNED	

- STD_LOGIC (and STD_LOGIC_VECTOR): 8-valued logic system introduced in the IEEE 1164 standard.
- BOOLEAN: True, False.
- INTEGER: 32-bit integers (from -2,147,483,647 to +2,147,483,647).


```
architecture sim of UnresolvedTb is
    signal Sig1 : std ulogic := '0';
begin
    -- Driver A
   Sig1 <= '0';
    -- Driver B
   Sig1 <= '1' after 20 ns;
```

end architecture;

STD_LOGIC & STD_ULOGIC				
'1'	Logic 1 or High 1			
'0'	Logic 0 or High 0			
'Z'	High impedance			
'W'	Weak signal, can't tell if 0 or 1			
T	Weak 0, pulldown			
Ή'	Weak 1, pullup			
44	Don't care			
·U'	Uninitialized			
'X'	Unknown, multiple drivers			

Operators can be used to implement any combinational circuit.

```
y <= (a AND NOT s1 AND NOT s0) OR
(b AND NOT s1 AND s0) OR
(c AND s1 AND NOT s0) OR
(d AND s1 AND s0);
```



Combinational statements - using WHEN


Supplementary

- WHEN is another fundamental concurrent statements.
- It appears in two forms: WHEN / ELSE (simple WHEN) and WITH / SELECT / (selected WHEN)

```
WHEN / ELSE:
                                                                 WITH / SELECT / WHEN:
       ASSIGNMENT WHEN CONDITION ELSE
                                                            WITH IDENTIFIER SELECT
       ASSIGNMENT WHEN CONDITION ELSE
                                                                 ASSIGNMENT WHEN VALUE,
        . . . . . . ;
                                                                  . . . ;
Example 5.10: PHYSICA data type
                                                    Example 5.10: PHYSICA data type
                                                     LIBRARY ieee;
 LIBRARY ieee;
                                                     USE ieee.std_logic_1164.all;
 USE ieee.std logic 1164.all;
                                                     ENTITY mux IS
 ENTITY mux IS
                                                     PORT ( a, b, c, d: IN STD_LOGIC;
 PORT ( a, b, c, d: IN STD LOGIC;
                                                            sel: IN STD LOGIC VECTOR (1 DOWNTO 0);
          sel: IN STD LOGIC VECTOR (1 DOWNTO 0);
                                                            y: OUT STD LOGIC);
         y : OUT STD LOGIC);
                                                     END mux;
 END mux;
                                                     ARCHITECTURE mux2 OF mux IS
 ARCHITECTURE mux1 OF mux IS
                                                     BEGIN
                                                         WITH sel SELECT
 BEGIN
                                                          y \le a WHEN "00",
 y <= a WHEN sel="00" ELSE
                                                               b WHEN "01",
      b WHEN sel="01" ELSE
                                                               c WHEN "10",
      c WHEN sel="10" ELSE
                                                               d WHEN OTHERS; --
      d;
                                                     END mux2;
 END mux1;
```

• Represent wires within the circuit.

```
9 ARCHITECTURE AofCl of Cl is
10 SIGNAL sl: STD_LOGIC;
11 SIGNAL s2: STD_LOGIC;
12 BEGIN
13 sl <= not(InA) and InB;
14 s2 <= InA and not(InB);
15 Ot <= sl or s2;
16 End AofCl;
```



SIGNAL IN VHDL

A primary object describing a hardware system and are equivalent to "wires"

An object with a past history of values

VARIABLE IN VHDL

A variable is an object which store information local to processes and subprograms (procedures and functions) in which they are defined

An object with a single current value

Sequential statements (Process)


Supplementary

- A process statement itself is a concurrent statement
 - All statements in a process are executed sequentially until the process is suspended via a *wait* statement
 - Within a process, procedures and functions can partition the sequential statements
- A process can be a single signal assignment statement or a series of sequential statements
- Upon initialization, all processes are executed once
- Processes are executed in a data-driven manner, and activated
 - by events on signals in the process *sensitivity* list or
 - by waiting for the occurrence of specific events using the *wait* statement
- The **sensitivity list** being next to the process keyword is a list of those input signals to the component to which the process is sensitive


```
architecture example arch of example entity is
        signal a, b, c, d : std logic;
   ⊟begin
        -- Sequential statement
        process (a, b)
        begin
            if a = '1' and b = '1' then
                 c <= '1';
            else
                 c <= '0';
            end if;
        end process;
14
        -- Concurrent statement
16
        d <= a xor b;
    end architecture;
```


Creating a VHDL Project

- Start the ModelSim
- If the welcome screen popped-up, just press jumpstart.
- Then press Create a Project if you want to create a new one or select Open a Project to continue working on an already existing project. For our first practice we are going to create a new project.
- As shown in the below figure, we have to select the project name and also the project location where it will be saved. We can leave work as the as a library to save out design after compilation.












Microelectronics 13

Adding the source code


• From the next window we add the source VHDL code. We have two options, if we have an already existing VHDL code (.vhd file), we can choose Add Existing File and we browse to it; the other option is to initiate a new source code by selecting Create New File. In the latest case we have to enter a name for the source code.




• If there are no more files, we can close the current window and start editing the source code.

Editing the source code


- For editing the source code, we can use the build in editor of the ModelSim (double click will open the source file) or use any other editor like Notepad++
- After finish editing the code, we need to compile it to make



- After the first try for compilation, it is probable to get an error message related to some typos. To correct these error, double click on the red message appears in the Transcript sub-window and read the error description, then edit your code.
- After correcting all errors, you should see a message in green that states (Compile of source file was successful).





Write this code also Test and Verify it



Simulation


- For verifying the functional behavior of the design, we have to simulate the compiled design.
- To start the simulation, from the drop-down menu of Simulate we choose **Start Simulation**.







Add to Wave & Force





Microelectronics 18

Testbench

- Testbench is an important part of VHDL design to check the functionality of Design through simulation waveform.
- Testbench provides a stimulus for **design under test** DUT or **Unit Under Test** UUT to check the output result.

A TestBench consists of:


- Entity
 - has no ports (empty entity header)
- Architecture
 - declares, instantiates, and wires together the driver model and the model under test
 - driver model provides the stimulus and verifies model responses





Testbench File

```
library ieee;
 use ieee.std logic 1164.all;
entity eg andE tb is
 -- Testbench has no ports.
end eg andE tb;
architecture tb of eg andE tb is
     -- Component Declaration for the Unit Under Test (UUT)
     component eg andE
         port( a, b : in std logic;
                     : out std logic);
     end component;
     -- Inputs
     signal atb, btb : std logic := '0';
     -- Output
     signal ctb : std logic;
 begin
     -- Instantiate the Unit Under Test (UUT)
     uut: eg andE port map (
         a => atb,
         b => btb.
         c => ctb
     );
     -- Stimulus process to simulate input signals
     stimulus process: process
     begin
         -- Apply inputs
         atb <= '0'; btb <= '0'; wait for 10 ns;
         atb <= '0'; btb <= '1'; wait for 10 ns;
         atb <= '1'; btb <= '0'; wait for 10 ns;
         atb <= '1'; btb <= '1'; wait for 10 ns;
         -- Wait for a while and then end simulation
         wait for 20 ns;
         wait; -- Wait forever; this will stop the simulation
     end process stimulus process;
end tb;
```



10

13

15

16

17

18

19

20

21

22

23

25

26

27 28

29

30

31

32

33

34

35

36 37

38


39

40

41

Task

- Write a VHDL Code to Implement the below full-adder circuit using data flow style.
- Use **Signal** for the internal connection between gates.
- Verify your design by simulation, force different input patterns and check the output.



X	Y	C_{in}	Sum	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1