



Budapest University of Technology and Economics
Department of Electron Devices

Introduction to VHDL

language structure, examples

Digital Lab.1

Osama Ali


2024

Introduction to VHDL

- Higher-level computer languages are used to describe algorithms
 - Sequential execution
- Hardware Description Languages (HDL) are used to describe hardware
 - Not for programming, but for designing hardware
 - Most popular: VHDL, Verilog
 - Parallel (concurrent) execution
 - Instructions are all executed at the same time

A VHDL design consist of three fundamental design units

1. **Library and Package Declaration**
2. **Entity Declaration**
3. **Architecture**



1. Library and Package Declaration

- Library and packages are collection of commonly used items, such as data types, subprograms, and components.

```
library IEEE;  
use ieee.std_logic_1164.all;  
use ieee.numeric_std.all;
```

Defines arithmetic
operations on arrays of
STD_LOGIC


- One can create package that includes several data types, constants, and components. After the IEEE library we can declare the new package.

```
library work;  
use work.DataTypes_pkg.all;
```


2. Entity Declaration

- **Port Name**: used to identify pin(s) and providing the ability to connect it to the design unit or other designs units
- **Mode**: give the direction of the port. It can be **in**, **out**, or **inout**
- **Data Type**: define the data type of the port which can be **bit**, **integer**, **std_logic**, and many other types

```
entity and2 is
port(
  a    : in  std_logic;
  b    : in  std_logic;
  c    : out std_logic);
end and2;
```



```
entity flip_flop is
port(
  clk    : in  std_logic;
  rstb   : in  std_logic;
  d      : in  std_logic;
  q      : out std_logic);
end flip_flop;
```



3. Architecture

- **Implementation** of the design Always connected with a specific entity
 - One entity can have several architectures
 - Entity ports are available as signals within the architecture
- Contains concurrent statements



```
entity and2 is
port (
    a      : in  std_logic;
    b      : in  std_logic;
    c      : out std_logic);
end and2;

architecture and2_a of and2 is
begin
    c <= a and b;
end and2_a;
```

Architecture name

General Considerations

- Case insensitive
- Comments: ' --' until end of line
- Statements are terminated by ';'
- List delimiter: ','
- Signal assignment: '<='
- User defined names:
 - letters, numbers, underscores
 - start with a letter
 - underscores

Data Types

- There is a series of pre-defined data types in VHDL through the standard and the IEEE libraries.
- Not all data types are synthesizable.

Package / library	Defined data types
Package standard of library std	BIT, BOOLEAN, INTEGER, and REAL
Package std_logic_1164 of library ieee	STD_LOGIC and STD_ULOGIC
Package std_logic_arith of library ieee	SIGNED and UNSIGNED

- STD_LOGIC (and STD_LOGIC_VECTOR): **8-valued** logic system introduced in the IEEE 1164 standard.
- BOOLEAN: True, False.
- INTEGER: 32-bit integers (from -2,147,483,647 to +2,147,483,647).

```
architecture sim of UnresolvedTb is
    signal Sig1 : std_ulogic := '0';
begin

    -- Driver A
    Sig1 <= '0';


    -- Driver B
    Sig1 <= '1' after 20 ns;

end architecture;
```

STD_LOGIC & STD_ULOGIC	
'1'	Logic 1 or High 1
'0'	Logic 0 or High 0
'Z'	High impedance
'W'	Weak signal, can't tell if 0 or 1
'L'	Weak 0, pulldown
'H'	Weak 1, pullup
'-'	Don't care
'U'	Uninitialized
'X'	Unknown, multiple drivers

Operators can be used to implement any combinational circuit.

```
y <= (a AND NOT s1 AND NOT s0) OR  
      (b AND NOT s1 AND s0) OR  
      (c AND s1 AND NOT s0) OR  
      (d AND s1 AND s0);
```



- WHEN is another fundamental concurrent statements.
- It appears in two forms: WHEN / ELSE (simple WHEN) and WITH / SELECT / (selected WHEN)

WHEN / ELSE:

```
ASSIGNMENT WHEN CONDITION ELSE  
ASSIGNMENT WHEN CONDITION ELSE  
..... ;
```

Example 5.10: PHYSICA data type

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
ENTITY mux IS  
PORT ( a, b, c, d: IN STD_LOGIC;  
       sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);  
       y : OUT STD_LOGIC);  
END mux;  
ARCHITECTURE mux1 OF mux IS  
BEGIN  
y <= a WHEN sel="00" ELSE  
    b WHEN sel="01" ELSE  
    c WHEN sel="10" ELSE  
    d;  
END mux1;
```

WITH / SELECT / WHEN:


```
WITH IDENTIFIER SELECT  
ASSIGNMENT WHEN VALUE,  
...;
```

Example 5.10: PHYSICA data type

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;  
ENTITY mux IS  
PORT ( a, b, c, d: IN STD_LOGIC;  
       sel: IN STD_LOGIC_VECTOR (1 DOWNTO 0);  
       y: OUT STD_LOGIC);  
END mux;  
ARCHITECTURE mux2 OF mux IS  
BEGIN  
    WITH sel SELECT  
        y <= a WHEN "00",  
            b WHEN "01",  
            c WHEN "10",  
            d WHEN OTHERS; --  
END mux2;
```

- Represent wires within the circuit.

```
9  ARCHITECTURE AofC1 of C1 is
10      SIGNAL s1: STD_LOGIC;
11      SIGNAL s2: STD_LOGIC;
12  BEGIN
13      s1 <= not(InA) and InB;
14      s2 <= InA and not(InB);
15      Ot <= s1 or s2;
16  End AofC1;
```



SIGNAL IN VHDL

A primary object describing a hardware system and are equivalent to "wires"

An object with a past history of values

VARIABLE IN VHDL

A variable is an object which store information local to processes and subprograms (procedures and functions) in which they are defined




An object with a single current value

- A *process* statement itself is a **concurrent statement**
 - All statements in a process are executed sequentially until the process is suspended via a *wait* statement
 - Within a process, procedures and functions can partition the sequential statements
- A process can be a single signal assignment statement or a series of sequential statements
- Upon initialization, all processes are executed once
- Processes are executed in a data-driven manner, and activated
 - by events on signals in the process *sensitivity list* or
 - by *waiting* for the occurrence of specific events using the *wait statement*
- The **sensitivity list** – being next to the process keyword – is a list of those input signals to the component to which the process is sensitive

```
1 architecture example_arch of example_entity is
2     signal a, b, c, d : std_logic;
3 begin
4
5     -- Sequential statement
6     process (a, b)
7     begin
8         if a = '1' and b = '1' then
9             c <= '1';
10        else
11            c <= '0';
12        end if;
13    end process;
14
15    -- Concurrent statement
16    d <= a xor b;
17
18 end architecture;
```



Creating a VHDL Project

- Start the ModelSim
- If the welcome screen popped-up, just press jumpstart.
- Then press Create a Project if you want to create a new one or select Open a Project to continue working on an already existing project. For our first practice we are going to create a new project.
- As shown in the below figure, we have to select the project name and also the project location where it will be saved. We can leave work as the as a library to save out design after compilation.



Adding the source code



- From the next window we add the source VHDL code. We have two options, if we have an already existing VHDL code (.vhd file), we can choose Add Existing File and we browse to it; the other option is to initiate a new source code by selecting Create New File . In the latest case we have to enter a name for the source code.



- If there are no more files, we can close the current window and start editing the source code.


Editing the source code

- For editing the source code, we can use the build in editor of the ModelSim (double click will open the source file) or use any other editor like Notepad++
- After finish editing the code, we need to compile it to make
 - After the first try for compilation, it is probable to get an error message related to some typos. To correct these error, double click on the red message appears in the Transcript sub-window and read the error description, then edit your code.
 - After correcting all errors, you should see a message in green that states (Compile of source file was successful).



Write this code also Test and Verify it

Entity name



A	B	Output
0	0	0
0	1	1
1	0	1
1	1	0

Architecture name



```
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  entity eg_andE is
7  port( a,b :in std_logic;
8        c : out std_logic);
9  end eg_andE;
10
11  architecture art_and of eg_andE is
12  signal s1,s2 : std_lo
13  begin
14  s1<= not(a) and b;
15  s2<= a and not(b) ;
16  c<= s1 or s2;
17  end art_and;
18
```

Library & Package


Entity

Simulation





- For verifying the functional behavior of the design, we have to simulate the compiled design.
- To start the simulation, from the drop-down menu of Simulate we choose **Start Simulation**.



Add to Wave & Force



dow Help




Testbench

- Testbench is an important part of VHDL design to check the functionality of Design through simulation waveform.
- Testbench provides a stimulus for **design under test** DUT or **Unit Under Test** UUT to check the output result.


■ A TestBench consists of:

- Entity
 - has no ports (empty entity header)
- Architecture
 - declares, instantiates, and wires together the driver model and the model under test
 - driver model provides the stimulus and verifies model responses




Testbench File

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity eg_andE_tb is
5     -- Testbench has no ports.
6 end eg_andE_tb;
7
8 architecture tb of eg_andE_tb is
9     -- Component Declaration for the Unit Under Test (UUT)
10    component eg_andE
11        port( a, b : in std_logic;
12              c : out std_logic);
13    end component;
14
15    -- Inputs
16    signal atb, btb : std_logic := '0';
17    -- Output
18    signal ctb : std_logic;
19
20 begin
21     -- Instantiate the Unit Under Test (UUT)
22    uut: eg_andE port map (
23        a => atb,
24        b => btb,
25        c => ctb
26    );
27
28    -- Stimulus process to simulate input signals
29    stimulus_process: process
30    begin
31        -- Apply inputs
32        atb <= '0'; btb <= '0'; wait for 10 ns;
33        atb <= '0'; btb <= '1'; wait for 10 ns;
34        atb <= '1'; btb <= '0'; wait for 10 ns;
35        atb <= '1'; btb <= '1'; wait for 10 ns;
36
37        -- Wait for a while and then end simulation
38        wait for 20 ns;
39        wait; -- Wait forever; this will stop the simulation
40    end process stimulus_process;
41
42 end tb;
```



Task

- Write a VHDL Code to Implement the below full-adder circuit using **data flow style**.
- Use **Signal** for the internal connection between gates.
- **Verify your design by simulation**, force different input patterns and check the output.



X	Y	C_{in}	Sum	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1