



**Budapest University of Technology and Economics**  
**Department of Electron Devices**

# Hierarchical design and Testbench


## Digital Lab.2

Osama Ali

2024

[osamaalisalman.khafajy@edu.bme.hu](mailto:osamaalisalman.khafajy@edu.bme.hu)

# What if I need to implement such digital circuit



4- Bit Binary Incrementer (In detail)

# What about testing such circuit?



A3	A2	A1	A0	S3	S2	S1	S0	Cout
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0
0	0	1	1	0	1	0	0	0
0	1	0	0	0	1	0	1	0
0	1	0	1	0	1	1	0	0
0	1	1	0	0	1	1	1	0
0	1	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	1	1	0	1	0	0
1	0	1	0	1	0	1	1	0
1	0	1	1	1	1	0	0	0
1	1	0	0	1	1	0	1	0
.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.
1	1	1	1	0	0	0	0	1

# Hierarchical Modeling


- Advantage of hierarchical design

- Modularity
- Abstraction
- Simplicity
- Collaboration
- Scalability

- Overall, hierarchical modeling is a powerful technique for designing complex digital systems in VHDL. It provides modularity, abstraction, simplicity, collaboration, and scalability, making it an essential tool for modern digital design.



# Component declarations




# Component & Component declarations

- To incorporate hierarchy in VHDL we must add **component declarations** and **component instantiations** to the model.
- **Component Represents a precompiled Entity-Architecture Pair**
- Instantiation is selecting a component and using it as an instance in our design
- we need to declare internal signals to interconnect the components.
  - Format for Architecture body (for internal signals & hierarchy):

```
architecture architecture_name of entity_name is
  signal declarations                                -- for internal signals in model
  component decalarations                          -- for hierarchical models
begin
  :
  component instantiations
  .
  concurrent statements
  :
end architecture architecture_name;
```

# VHDL Code e.g.



## Top Level ARCHITECTURE Definition part

```
55 signal S1 : STD_LOGIC;
56 signal S2 : STD_LOGIC;
57 signal S3 : STD_LOGIC;
58 signal S4 : STD_LOGIC;
59
60 COMPONENT black_box
61   PORT(
62     Data_A : IN std_logic;
63     Data_B : IN std_logic;
64     Data_F : OUT std_logic
65   );
66 END COMPONENT;
67
68 COMPONENT red_box
69   PORT(
70     Data_R : IN std_logic;
71     Data_S : IN std_logic;
72     Data_U : OUT std_logic;
73     Data_V : OUT std_logic
74   );
75 END COMPONENT;
76
77 COMPONENT orange_box
78   PORT(
79     Data_H : IN std_logic;
80     Data_I : IN std_logic;
81     Data_L : OUT std_logic;
82     Data_M : OUT std_logic;
83     Data_N : OUT std_logic;
84     Data_O : OUT std_logic
85   );
86 END COMPONENT;
```

## Top Level Inside ARCHITECTURE

```
88 begin
89
90   Inst_black_box_1: black_box PORT MAP (
91     Data_A => A,
92     Data_B => B,
93     Data_F => S1
94   );
95
96   Inst_red_box: red_box PORT MAP (
97     Data_R => S1,
98     Data_S => S2,
99     Data_U => S3,
100    Data_V => S4
101   );
102
103   Inst_orange_box: orange_box PORT MAP (
104     Data_H => C,
105     Data_I => D,
106     Data_L => S2,
107     Data_M => X,
108     Data_N => Y,
109     Data_O => Z
110   );
111
112   Inst_black_box_2: black_box PORT MAP (
113     Data_A => S3,
114     Data_B => S4,
115     Data_F => W
116   );
117
118 end Behavioral;
```

# Component instantiation

- The component instantiation is the actual call to a specific use of the model.
- A single component declaration can have multiple instantiations.
- each component instantiation must include a unique name (instantiation\_label along with the component (component\_name) being used.
- There are two methods (and formats) for connecting signals to the port of the component:

Keyword association	Positional association
<pre>instantiation_label: <i>component_name</i> : : port map (<i>port_name</i> =&gt; signal_name, : <i>port_name</i> =&gt; signal_name);</pre>	<pre>instantiation_label: component_name : : port map (signal_name, : signal_name);</pre>



## FullAdder

```
SIGNAL W_SUM      : STD_LOGIC;
SIGNAL W_CARRY1   : STD_LOGIC;
SIGNAL W_CARRY2   : STD_LOGIC;
BEGIN
MODULE1: HALFADDER PORT MAP (A,B,W_SUM,W_CARRY1);
MODULE2:
MODULE3: ORGATE    PORT MAP (,,);
END STRUCTURAL;
```




## OR\_gate

10

## Structural style example:

- Download those files from Model in a new folder on the desktop.
- Add all files to a new project in Modelsim
- And then compile all and simulate File1. By force the values of A, B and CIN the output should be like that



**File1**

**File2**

**File3**

```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY FULLADDER IS PORT (A          : in  STD_LOGIC;
                        B          : in  STD_LOGIC;
                        CARRY_IN    : in  STD_LOGIC;
                        SUM         : out  STD_LOGIC;
                        CARRY       : out  STD_LOGIC);
END FULLADDER;

ARCHITECTURE STRUCTURAL OF FULLADDER IS
COMPONENT ORGATE PORT (X : in  STD_LOGIC;
                      Y  : in  STD_LOGIC;
                      Z  : out STD_LOGIC);
END COMPONENT;
COMPONENT HALFADDER PORT (U : in  STD_LOGIC;
                         V   : in  STD_LOGIC;
                         SUM, CARRY : OUT STD_LOGIC);
END COMPONENT;

```

---

```

1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY HALFADDER IS
5      PORT (U,V:          IN  STD_LOGIC;
6           SUM, CARRY : OUT STD_LOGIC);
7  END HALFADDER;
8
9  Ln#
10 1  LIBRARY IEEE;
11 2  USE IEEE.STD_LOGIC_1164.ALL;
12 3  ENTITY ORGATE IS
13 4  PORT (X,Y : IN  STD_LOGIC;
5      Z : OUT STD_LOGIC);
6  END ORGATE;
7
8  ARCHITECTURE RTL_ORGATE OF ORGATE IS
9  BEGIN
10  Z <= X OR Y;
11  END RTL_ORGATE;
12

```

A	B	CIN	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




# Testbench

- Testbench is an important part of VHDL design to check the functionality of Design through simulation waveform.
- Testbench provides a stimulus for **design under test** DUT or **Unit Under Test** UUT to check the output result.

## ■ A TestBench consists of:

- Entity
  - has no ports (empty entity header)
- Architecture
  - declares, instantiates, and wires together the driver model and the model under test
  - driver model provides the stimulus and verifies model responses



# Full-Adder Testbench

```
1  LIBRARY IEEE;
2  USE IEEE.STD_LOGIC_1164.ALL;
3
4  ENTITY TEST_FULLADDER IS
5  END TEST_FULLADDER;
6
7  ARCHITECTURE TEST_BEHAVIORAL of TEST_FULLADDER is
8
9      SIGNAL tbA      : STD_LOGIC;
10     SIGNAL tbB      : STD_LOGIC;
11     SIGNAL tbCIN     : STD_LOGIC;
12     SIGNAL tbSUM     : STD_LOGIC;
13     SIGNAL tbCARRY   : STD_LOGIC;
14
15     COMPONENT FULLADDER
16     PORT
17         (A          : in    STD_LOGIC;
18          B          : in    STD_LOGIC;
19          CARRY_IN   : in    STD_LOGIC;
20          SUM        : out   STD_LOGIC;
21          CARRY      : out   STD_LOGIC);
22     END COMPONENT;
23
24 BEGIN
25     DUT: FULLADDER PORT MAP ( );
26
27     STIMULUS: PROCESS
28     BEGIN
29         tbA <= '0' ; tbB <= '0'; tbCIN <= '0';
30         WAIT FOR 200 NS ;
31
32         tbA <= '0' ; tbB <= '0'; tbCIN <= '1';
33         WAIT FOR 200 NS ;
34         .
35         .
36         .
37
38         WAIT;
39     END PROCESS;
40 END TEST_BEHAVIORAL;
```