

# **Budapest University of Technology and Economics Department of Electron Devices**


# Hierarchical design and Testbench Digital Lab.2

Osama Ali

2024

osamaalisalman.khafajy@edu.bme.hu

## What if I need to implement such digital circuit



4- Bit Binary Incrementer (In detail)

## What about testing such circuit?

А3	A2	A1	A0	S3	S2	<b>S1</b>	S0	Cout
0	0	0	0	0	0	0	1	0
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	1	1	0
0	0	1	1	0	1	0	0	0
0	1	0	0	0	1	0	1	0
0	1	0	1	0	1	1	0	0
0	1	1	0	0	1	1	1	0
0	1	1	1	1	0	0	0	0
1	0	0	0	1	0	0	1	0
1	0	0	1	1	0	1	0	0
1	0	1	0	1	0	1	1	0
1	0	1	1	1	1	0	0	0
1	1	0	0	1	1	0	1	0
•		•	•					
•								
•		•	•					
1	1	1	1	0	0	0	0	1





Microelectronics

## Hierarchical Modeling

- Advantage of hierarchical design
  - Modularity
  - Abstraction
  - Simplicity
  - Collaboration
  - Scalability

• Overall, hierarchical modeling is a powerful technique for designing complex digital systems in VHDL. It provides modularity, abstraction, simplicity, collaboration, and scalability, making it an essential tool for modern digital design.






## Component declarations


Sub Design1


Sub Design2

Sub Design4

Sub Design3







## Component & Component declarations

- To incorporate hierarchy in VHDL we must add **component declarations** and **component instantiations** to the model.
- Component Represents a precompiled Entity-Architectecture Paire
- Instantiation is selecting a component and using it as an instance in our design
- we need to declare internal signals to interconnect the components.
  - Format for Architecture body (for internal signals & hierarchy):

```
architecture architecture name of entity name is

signal declarations -- for internal signals in model

component decalarations -- for hierarchical models

begin


component instantiations

concurrent statements

end architecture architecture name;
```



#### VHDL Code e.g.



# Top Level ARCHITECTURE Definition part

```
signal S1 : STD LOGIC:
   signal S2 : STD LOGIC;
    signal S3 : STD LOGIC;
    signal S4 : STD LOGIC;
59
    COMPONENT black box
       PORT (
62
          Data A : IN std logic;
63
          Data B : IN std logic;
64
          Data F : OUT std logic
65
          );
       END COMPONENT:
67
    COMPONENT red box
68
69
       PORT (
70
          Data R : IN std logic;
          Data S : IN std logic;
          Data U : OUT std logic;
          Data V : OUT std logic
73
          );
       END COMPONENT:
    COMPONENT orange box
78
       PORT (
79
          Data H : IN std logic;
          Data I : IN std logic;
81
          Data L : OUT std logic;
82
          Data M : OUT std logic;
83
          Data N : OUT std logic;
          Data O: OUT std logic
84
85
          );
86
       END COMPONENT:
```

#### **Top Level Inside ARCHITECTURE**

```
begin
 89
         Inst black box 1: black box PORT MAP (
 90
            Data A => A,
 91
            Data B => B,
 92
            Data F => S1
 93
 94
 95
 96
         Inst red box: red box PORT MAP (
            Data R => S1,
 97
            Data S => S2,
            Data U => S3,
            Data V => S4
100
        );
101
102
         Inst orange box: orange box PORT MAP (
103
104
            Data H => C,
            Data I => D,
105
            Data L => S2,
106
            Data M => X,
107
            Data N \Rightarrow Y,
108
109
            Data O => Z
110
        );
111
         Inst black box 2: black box PORT MAP (
112
            Data A => S3,
113
            Data B => S4,
114
            Data F => W
115
116
117
     end Behavioral;
```

### Component instantiation


- The component instantiation is the actual call to a specific use of the model.
- A single component declaration can have multiple instantiations.
- each component instantiation must include a unique name (instantiation\_label along with the component (component\_name) being used.
- There are two methods (and formats) for connecting signals to the port of the component:

Keyword association	Positional association		
instantiation_label: component_name	instantiation_label: component_name		
: port map (port_name => signal_name, :	port map (signal_name, :		
<pre>port_name =&gt; signal_name);</pre>	signal_name);		

#### FullAdder in Structural style:

#### **FullAdder**

```
LIBRARY IEEE:
 USE IEEE.STD LOGIC 1164.ALL;
ENTITY FULLADDER gl IS PORT (A
                                : in STD LOGIC;
                        : in STD LOGIC;
                 CARRY IN : in STD LOGIC;
                 SUM : out STD LOGIC;
                 CARRY : out STD LOGIC);
END FULLADDER gl;
ARCHITECTURE STRUCTURAL of FULLADDER_gl is
COMPONENT ORGATE PORT (X : in STD LOGIC;
               Y : in STD LOGIC;
               Z : out STD LOGIC);
 END COMPONENT;
COMPONENT HALFADDER PORT
 END COMPONENT;
  SIGNAL W SUM : STD LOGIC;
  SIGNAL W CARRY1: STD LOGIC;
  SIGNAL W CARRY2: STD LOGIC;
 BEGIN
 MODULE1: HALFADDER PORT MAP (A,B,W_SUM,W_CARRY1);
 MODULE2:
                   PORT MAP (,,);
 MODULE3: ORGATE
 END STRUCTURAL;
```



#### Halfadder

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY HALFADDER IS

PORT(U,V: IN STD_LOGIC;
SUM, CARRY: OUT STD_LOGIC);
END HALFADDER;

ARCHITECTURE RTL_HALFADDER OF HALFADDER IS

BEGIN
SUM <= U XOR V;
CARRY <= U AND V;
END;
```

#### OR\_gate

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY ORGATE IS

PORT(X,Y: IN STD_LOGIC;

Z: OUT STD_LOGIC);

END ORGATE;

ARCHITECTURE RTL_ORGATE OF ORGATE IS

BEGIN


Z <= X OR Y;

END RTL_ORGATE;
```

#### Structural style example:

- Download those files from Model in a new folder on the desktop.
- Add all files to a new project in Modelsim
- And then compile all and simulate File1. By force the values of A, B and CIN the output should be like that





Α	В	CIN	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

11

#### **Testbench**

- Testbench is an important part of VHDL design to check the functionality of Design through simulation waveform.
- Testbench provides a stimulus for **design under test** DUT or **Unit Under Test** UUT to check the output result.

#### A TestBench consists of:

- Entity
  - has no ports (empty entity header)
- Architecture
  - declares, instantiates, and wires together the driver model and the model under test
  - driver model provides the stimulus and verifies model responses





Microelectronics

#### **Full-Adder Testbench**

```
LIBRARY IEEE;
 2
     USE IEEE.STD LOGIC 1164.ALL;
 3
 4
    ENTITY TEST FULLADDER IS
 5
    LEND TEST FULLADDER;
 6
 7
    MARCHITECTURE TEST BEHAVIORAL of TEST FULLADDER is
 8
9
         SIGNAL tbA : STD_LOGIC;
         SIGNAL tbB : STD LOGIC;
10
         SIGNAL tbCIN : STD_LOGIC;
11
12
         SIGNAL tbSUM : STD LOGIC;
13
         SIGNAL tbCARRY : STD LOGIC;
14
1.5
         COMPONENT FULLADDER
                            : in STD_LOGIC;
: in STD_LOGIC;
16
         PORT
                  (A
17
                   \mathbf{B}
                   CARRY IN : in STD LOGIC;
18
19
                           : out STD LOGIC;
                   SUM
20
                   CARRY : out STD LOGIC);
21
         END COMPONENT;
22
23
     BEGIN
24
         DUT: FULLADDER PORT MAP ( );
25
26
         STIMULUS: PROCESS
27
         BEGIN
         tbA <= '0' ; tbB <= '0'; tbCIN <= '0':
28
29
         WAIT FOR 200 NS ;
30
         tbA <= '0'; tbB <= '0'; tbCIN <= '1';
31
32
         WAIT FOR 200 NS ;
33
34
35
36
37
         WAIT;
38
         END PROCESS;
39
    END TEST BEHAVIORAL;
```