```
-- WARNING: Do NOT edit the input and output ports in this file in a text
    -- editor if you plan to continue editing the block that represents it in
    -- the Block Editor! File corruption is VERY likely to occur.
    -- Copyright (C) 1991-2010 Altera Corporation
    -- Your use of Altera Corporation's design tools, logic functions
    -- and other software and tools, and its AMPP partner logic
    -- functions, and any output files from any of the foregoing
    -- (including device programming or simulation files), and any
    -- associated documentation or information are expressly subject
10
    -- to the terms and conditions of the Altera Program License
    -- Subscription Agreement, Altera MegaCore Function License
    -- Agreement, or other applicable license agreement, including,
14
    -- without limitation, that your use is for the sole purpose of
     -- programming logic devices manufactured by Altera and sold by
    -- Altera or its authorized distributors. Please refer to the
16
    -- applicable agreement for further details.
17
18
19
20
    -- Generated by Quartus II Version 9.1 (Build Build 350 03/24/2010)
    -- Created on Sat Jan 15 11:06:17 2011
21
    INCLUDE "lpm_bustri_WORD.inc";
22
    INCLUDE "VIDEO/BLITTER/lpm_clshift384.INC";
23
    INCLUDE "VIDEO/BLITTER/altsyncram0.INC";
25
    INCLUDE "VIDEO/BLITTER/lpm_clshift144.inc";
26
    --CONSTANT BL_SKEW_LF = 255;
27
28
29
    -- Title Statement (optional)
    TITLE "Blitter";
30
31
32
33
    -- Parameters Statement (optional)
34
35
    -- {{ALTERA_PARAMETERS_BEGIN}} DO NOT REMOVE THIS LINE!
    -- {{ALTERA_PARAMETERS_END}} DO NOT REMOVE THIS LINE!
37
38
39
    -- Subdesign Section
40
    SUBDESIGN BLITTER
41
42
43
         -- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
         nRSTO : INPUT;
44
45
        MAIN_CLK : INPUT;
        FB_ALE : INPUT;
46
47
        nFB_WR : INPUT;
        nFB_OE : INPUT;
48
        FB_SIZEO : INPUT;
50
         FB_SIZE1 : INPUT;
51
         VIDEO_RAM_CTR[15..0] : INPUT;
52
         BLITTER_ON : INPUT;
53
         FB_ADR[31..0] : INPUT;
54
        nFB_CS1 : INPUT;
55
        nFB_CS2 : INPUT;
56
         nFB_CS3 : INPUT;
57
         DDRCLK0 : INPUT;
58
         VDP_IN[63..0] : INPUT;
59
         BLITTER_DACK[4..0] : INPUT;
60
         SR_BLITTER_DACK : INPUT;
61
         BLITTER_RUN : OUTPUT;
         BLITTER_INT : OUTPUT;
         BLITTER_DOUT[127..0] : OUTPUT;
63
64
         BLITTER_ADR[31..0] : OUTPUT;
         BLITTER_SIG : OUTPUT;
65
         BLITTER_WR : OUTPUT;
66
         BLITTER_TA : OUTPUT;
67
         FB_AD[31..0] : BIDIR;
         -- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
69
70
    )
71
72
     VARIABLE
73
                                      :NODE;
        FB_B[3..0]
         FB_16B[1..0]
75
         BLITTER_CS
                                      :NODE;
76
         BL_HRAM_CS
                                      :NODE;
         BL HRAM BE[1..0]
77
                                      :NODE;
78
         BL_HRAM_OUT[15..0]
                                      :NODE;
79
         BL_DPRAM_OUT[15..0]
                                      :NODE;
80
         BL_SRC_X_INC_CS
                                      :NODE;
                                      :DFFE;
81
         BL_SRC_X_INC[15..0]
         SRC_XINC_NODE[31..0]
                                      :NODE;
82
83
         BL_SRC_Y_INC_CS
                                      :NODE;
84
         BL_SRC_Y_INC[15..0]
                                      :DFFE;
         SRC_YINC_NODE[31..0]
                                      :NODE;
85
86
         BL_ENDMASK1_CS
                                      :NODE;
87
         BL_ENDMASK1[15..0]
                                      :DFFE;
         BL_ENDMASK2_CS
88
                                      :NODE;
89
         BL ENDMASK2[15..0]
                                      :DFFE;
90
         BL_ENDMASK3_CS
                                      :NODE;
         BL_ENDMASK3[15..0]
91
                                      :DFFE;
```

Page 1 of 7 Revision: firebee1

```
92
          BL_SRC_ADRH_CS
                                        :NODE;
 93
          BL_SRC_ADRL_CS
                                        :NODE;
 94
          BL_SRC_ADR[31..0]
                                        :DFFE;
          SRC_IADRH_CS
 95
                                        :NODE;
          SRC_IADRL_CS
                                        :NODE;
 96
                                        :DFF;
 97
          SRC_IADR[31..0]
 98
                                        :NODE;
          SRC_IADR_CLR
 99
          SIINC
                                        :NODE;
100
          SRC_ADR_NODE[31..0]
                                        :NODE;
101
          BL_DST_X_INC_CS
                                        :NODE;
          BL_DST_X_INC[15..0]
102
                                        :DFFE;
103
          DST_XINC_NODE[31..0]
                                        :NODE;
104
          BL_DST_Y_INC_CS
                                        :NODE;
105
          BL_DST_Y_INC[15..0]
                                        :DFFE;
106
          DST_YINC_NODE[31..0]
                                        :NODE;
          BL_DST_ADRH_CS
                                        :NODE;
107
          BL_DST_ADRL_CS
108
                                        :NODE;
109
          BL_DST_ADR[31..0]
                                        :DFFE;
110
          DST_IADRH_CS
                                        :NODE;
111
          DST_IADRL_CS
                                        :NODE;
112
          DST_IADR[31..0]
                                        :DFF;
113
          DST_IADR_CLR
                                        :NODE;
                                        :NODE;
114
          DST_ADR_NODE[31..0]
115
                                        :NODE;
116
          BL_X_CNT_CS
                                        :NODE;
117
          BL_X_CNT[15..0]
                                        :DFFE;
118
          X_CNT_NODE[15..0]
                                        :NODE;
          BL_Y_CNT_CS
                                        :NODE;
119
120
          BL_Y_CNT[15..0]
                                        :DFFE;
          BL_HOP_CS
121
                                        :NODE;
122
          BL_HOP[7..0]
                                        :DFFE;
123
          BL_OP[7..0]
                                        :DFFE;
124
          BL_LN_CS
                                        :NODE;
125
          LN7CLR
                                        :NODE;
126
          BL_LN[7..0]
                                        :DFFE;
127
          BL_SKEW[7..0]
                                        :DFFE;
128
      -- barell shifter
          DIST_RIGHT[7..0]
                                        :NODE;
129
130
          BL_BS_SKEW[7..0]
                                        :NODE;
          BL_BSIN[383..0]
131
                                        :NODE;
132
          BL_BSOUT[383..0]
                                        :NODE;
133
          SHIFT_DIR
                                        :NODE;
          BL_SRC_BUF1[127..0]
134
                                        :DFFE;
135
          BL_SRC_BUF2[127..0]
                                        :DFFE;
136
          BL_SRC_BUF3[127..0]
                                        :DFFE;
137
          BL_DST_BUFRD[127..0]
                                        :DFFE;
138
          BL_READ_DST
                                        :NODE;
                                                            -- LATCH SIGNAL DST BUF RD
                                        :NODE;
                                                            -- LATCH SIGNAL SRC BUF
139
          BL_READ_SRC
          SRC_READ
140
                                        :NODE;
                                                            -- FREIGABE LATCH SIGNAL
141
          WREN_B
                                        :NODE;
                                                            -- WR ENA HALFTONE RAM
142
          X_INDEX_CS
                                        :NODE;
                                                             -- LAUFZEIGER X COUNT
143
          X_INDEX[15..0]
                                        :DFF;
144
          X_INDEX_CLR
                                        :NODE;
145
          Y_INDEX_CS
                                        :NODE;
146
          Y_INDEX[15..0]
                                        :DFF;
                                                            -- LAUFZEIGER Y COUNT
147
          Y_INDEX_CLR
                                        :NODE;
148
                                        :NODE;
                                                            -- INC INDEX SPALTE
          XIINC
149
          YIINC
                                        :NODE;
                                                            -- INC INDEX ZEILE
150
          ZIINC
                                        :NODE;
                                                            -- INC ADRESSEN ZEILENUMBRUCH
                                                            -- KORREKTUR ADRESSEN WENN FERTIG
151
          FIINC
                                        :NODE;
152
          HOP_OUT[127..0]
                                        :NODE;
153
          OP_OUT[127..0]
                                        :NODE;
154
          ENDMASK1_SHIFT[7..0]
                                        :NODE;
          ENDMASK2_SHIFT[7..0]
155
                                        :NODE;
          ENDMASK12_IN[143..0]
156
                                        :NODE;
157
          ENDMASK12_OUT[143..0]
                                        :NODE;
          ENDMASK23_IN[143..0]
158
                                        :NODE;
159
          ENDMASK23_OUT[143..0]
                                        :NODE;
          ENDMASK123[127..0]
160
                                        :NODE;
161
          DST_END_LINE_ADR[127..0]
                                        :NODE;
162
      -- MAIN STATE MACHINE
163
164
                                        :MACHINE WITH STATES (START, NEW_LINE, NEW_LINEW, RDSRC1, RDSRC2, RDDST, WRDST,
          BL_SM
      TESTZEILENENDE, TESTFERTIG, FERTIG);
165
166
     BEGIN
167
      -- BYT SELECT 32 BIT
168
         FB_B0 = FB_ADR[1..0] == 0;
                                                                     -- ADR==0
          FB_B1 = FB_ADR[1..0] == 1
                                                                     -- ADR==1
169
                                                                    -- HIGH WORD
170
                # FB_SIZE1 & !FB_SIZE0 & !FB_ADR1
                # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0;
                                                                    -- LONG UND LINE
171
                                                                     -- ADR==2
172
          FB_B2 = FB_ADR[1..0] == 2
                                                                     -- LONG UND LINE
173
                # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0;
174
          FB_B3 = FB_ADR[1..0] == 3
                                                                     -- ADR==3
                # FB_SIZE1 & !FB_SIZE0 & FB_ADR1
                                                                     -- LOW WORD
175
176
                # FB_SIZE1 & FB_SIZE0 # !FB_SIZE1 & !FB_SIZE0;
                                                                    -- LONG UND LINE
177
      -- BYT SELECT 16 BIT
        FB_16B0 = FB_ADR[0] == 0;
                                                                     -- ADR==0
178
179
          FB 16B1 = FB ADR[0]==1
                                                                     -- wenn ADR==1
180
           # !(!FB_SIZE1 & FB_SIZE0);
                                                                     -- or NOT BYT
181
     -- BLITTER CS
```

Page 2 of 7 Revision: firebee1

```
BLITTER_CS = !nFB_CS1 & FB_ADR[19..7] == H"1F14";
182
                                                                   -- FFFF8A00-7F
183
          BLITTER_TA = BLITTER_CS;
184
      -- REGISTER
185
          -- HALFTON RAM
                                                                                -- $F8A00-1F.w
186
          BL_HRAM_CS = !nFB_CS1 & FB_ADR[19..5] == H"7C50";
187
          BL_HRAM_BE1 = BL_HRAM_CS & FB_16B0;
188
          BL_HRAM_BE0 = BL_HRAM_CS & FB_16B1;
189
          WREN_B = B"0";
190
          (BL_DPRAM_OUT[],BL_HRAM_OUT[]) = altsyncram0(FB_ADR[4..1],Y_INDEX[3..0],BL_HRAM_BE[],MAIN_CLK,DDRCLKO,
      FB_AD[31..16], FB_AD[31..16], BL_HRAM_CS & !nFB_WR, WREN_B);
191
          -- SRC X INC
192
          BL_SRC_X_INC[].CLK = MAIN_CLK;
193
          BL\_SRC\_X\_INC[] = FB\_AD[31..16];
194
          BL_SRC_X_INC_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C510";
                                                                                    -- $F8A20.w
195
          BL_SRC_X_INC[15..8].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B0;
          BL_SRC_X_INC[7..0].ENA = BL_SRC_X_INC_CS & !nFB_WR & FB_16B1;
196
197
          SRC_XINC_NODE[] = (H"FFFF0000" & BL_SRC_X_INC15) # (H"0000", BL_SRC_X_INC[]); -- ERWEITERN AUF 32 BIT
198
          -- SRC Y INC
199
          BL_SRC_Y_INC[].CLK = MAIN_CLK;
200
          BL\_SRC\_Y\_INC[] = FB\_AD[31..16];
201
          BL_SRC_Y_INC_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C511";
                                                                                    -- $F8A22.w
202
          BL_SRC_Y_INC[15..8].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B0;
          BL_SRC_Y_INC[7..0].ENA = BL_SRC_Y_INC_CS & !nFB_WR & FB_16B1;
203
          SRC_YINC_NODE[] = (H"FFFF0000" & BL_SRC_Y_INC15) # (H"0000", BL_SRC_Y_INC[]); -- ERWEITERN AUF 32 BIT
204
205
          -- SRC ADR HIGH
          BL_SRC_ADR[].CLK = MAIN_CLK;
206
207
          BL_SRC_ADR[31..16] = FB_AD[31..16];
          BL_SRC_ADRH_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C512";
208
                                                                                    -- $F8A24.w
          BL_SRC_ADR[31..24].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B0;
209
          BL_SRC_ADR[23..16].ENA = BL_SRC_ADRH_CS & !nFB_WR & FB_16B1;
210
211
          -- SRC ADR LOW
212
          BL_SRC_ADR[].CLK = MAIN_CLK;
213
          BL_SRC_ADR[15..0] = FB_AD[31..16];
          BL_SRC_ADRL_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C513";
214
                                                                                -- $F8A26.w
215
          BL_SRC_ADR[15..8].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B0;
216
          BL_SRC_ADR[7..0].ENA = BL_SRC_ADRL_CS & !nFB_WR & FB_16B1;
217
          SRC_IADR[].CLK = DDRCLK0;
218
          SRC_IADRH_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C520";
                                                                                -- $F8A40.w
                                                                                -- $F8A42.w
219
          SRC_IADRL_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C521";
          SRC_IADR_CLR = (BL_SRC_ADRL_CS # BL_SRC_ADRH_CS) & !nFB_WR;
220
                                                                                -- LÖSCHEN BEI WRITE
          SRC_IADR[] = (SRC_IADR[] + (((8 * SRC_XINC_NODE[]) & SIINC) + (((SRC_YINC_NODE[] + ((0,BL_X_CNT[]) - (0,BL_X_CNT[]))))
221
      ,X_INDEX[]) - 8) * SRC_XINC_NODE[])) & ZIINC) - (SRC_YINC_NODE[] & FIINC)) & SRC_READ) & !SRC_IADR_CLR;
222
          SRC_ADR_NODE[] = BL_SRC_ADR[] + SRC_IADR[];
223
          -- ENDMASK 1
224
          BL_ENDMASK1[].CLK = MAIN_CLK;
225
          BL_ENDMASK1[] = FB_AD[31..16];
226
          BL_ENDMASK1_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C514";
                                                                                -- $F8A28.w
          BL_ENDMASK1[15..8].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B0;
227
          BL_ENDMASK1[7..0].ENA = BL_ENDMASK1_CS & !nFB_WR & FB_16B1;
228
229
          -- ENDMASK 2
          BL_ENDMASK2[].CLK = MAIN_CLK;
230
231
          BL_ENDMASK2[] = FB_AD[31..16];
232
          BL_ENDMASK2_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C515";
                                                                                -- $F8A2A.w
233
          BL_ENDMASK2[15..8].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B0;
234
          BL_ENDMASK2[7..0].ENA = BL_ENDMASK2_CS & !nFB_WR & FB_16B1;
235
          -- ENDMASK 3
236
          BL_ENDMASK3[].CLK = MAIN_CLK;
237
          BL_ENDMASK3[] = FB_AD[31..16];
238
          BL_ENDMASK3_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C516";
                                                                                -- $F8A2C.w
          BL_ENDMASK3[15..8].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B0;
239
240
          BL_ENDMASK3[7..0].ENA = BL_ENDMASK3_CS & !nFB_WR & FB_16B1;
241
          -- DST X INC
242
          BL_DST_X_INC[].CLK = MAIN_CLK;
          BL_DST_X_INC[] = FB_AD[31..16];
243
          BL_DST_X_INC_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C517";
244
                                                                                -- $F8A2E.w
          BL_DST_X_INC[15..8].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B0;
245
          BL_DST_X_INC[7..0].ENA = BL_DST_X_INC_CS & !nFB_WR & FB_16B1;
246
247
          DST_XINC_NODE[] = (H"FFFF0000" & BL_DST_X_INC15) # (H"0000", BL_DST_X_INC[]); -- ERWEITERN AUF 32 BIT
248
          -- DST Y INC
249
          BL_DST_Y_INC[].CLK = MAIN_CLK;
250
          BL DST Y INC[] = FB AD[31..16];
          BL_DST_Y_INC_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C518";
251
                                                                                -- $F8A30.w
252
          BL_DST_Y_INC[15..8].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B0;
253
          BL_DST_Y_INC[7..0].ENA = BL_DST_Y_INC_CS & !nFB_WR & FB_16B1;
254
          DST_YINC_NODE[] = (H"FFFF0000" & BL_DST_Y_INC15) # (H"0000", BL_DST_Y_INC[]); -- ERWEITERN AUF 32 BIT
255
          -- DST ADR HIGH
          BL DST ADR[].CLK = MAIN CLK;
256
          BL DST ADR[31..16] = FB AD[31..16];
257
258
          BL_DST_ADRH_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C519";
                                                                                -- $F8A32.w
259
          BL_DST_ADR[31..24].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B0;
260
          BL_DST_ADR[23..16].ENA = BL_DST_ADRH_CS & !nFB_WR & FB_16B1;
261
          -- DST ADR LOW
262
          BL_DST_ADR[].CLK = MAIN_CLK;
263
          BL_DST_ADR[15..0] = FB_AD[31..16];
          BL_DST_ADRL_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C51A";
264
                                                                                -- $F8A34.w
265
          BL_DST_ADR[15..8].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B0;
266
          BL_DST_ADR[7..0].ENA = BL_DST_ADRL_CS & !nFB_WR & FB_16B1;
          DST_IADR[].CLK = DDRCLK0;
267
268
          DST_IADRH_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C522";
                                                                                -- $F8A44.w
269
          DST_IADRL_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C523";
                                                                                -- $F8A46.w
                                                                               -- LÖSCHEN BEI WRITE
270
          DST_IADR_CLR = (BL_DST_ADRL_CS # BL_DST_ADRH_CS) & !nFB_WR;
```

Page 3 of 7 Revision: firebee1

```
271
                \texttt{DST\_IADR[] = (DST\_IADR[] + ((8 * DST\_XINC\_NODE[]) \& DIINC) + ((DST\_YINC\_NODE[] + (((0,BL\_X\_CNT[]) - (0,BL\_X\_CNT[])) + ((0,BL\_X\_CNT[])) + ((0,BL_X\_CNT[])) + ((0,
         X_INDEX[])) * DST_XINC_NODE[])) & ZIINC) - (DST_YINC_NODE[] & FIINC)) & !DST_IADR_CLR;
272
               DST_ADR_NODE[] = BL_DST_ADR[] + DST_IADR[];
               -- X COUNT
273
274
               BL_X_CNT[].CLK = MAIN_CLK;
275
               BL_X_CNT[] = FB_AD[31..16];
276
               BL_X_CNT_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C51B";
                                                                                                                          -- $F8A36.w
277
               BL_X_CNT[15..8].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B0;
278
               BL_X_CNT[7..0].ENA = BL_X_CNT_CS & !nFB_WR & FB_16B1;
2.79
               X_INDEX[].CLK = DDRCLK0;
               X_INDEX_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C524";
280
                                                                                                                          -- $F8A48.w
281
               X_INDEX_CLR = BL_X_CNT_CS & !nFB_WR;
                                                                                                                          -- LÖSCHEN BEI WRITE
               X_{INDEX[]} = (X_{INDEX[]} + (8 & XIINC)) & !X_{INDEX_CLR;} -- + (BL_X_{CNT[]} - X_{INDEX[]}) & ZIINC
282
283
               X_CNT_NODE[] = X_INDEX[] - ((0,DST_ADR_NODE[3..1]) & (X_INDEX[]!=0));-- EFFEKTIV GELESENE
284
               -- Y COUNT
285
               BL_Y_CNT[].CLK = MAIN_CLK;
286
               BL_Y_CNT[] = FB_AD[31..16];
287
               BL_Y_CNT_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C51C";
                                                                                                                          -- $F8A38.w
               BL_Y_CNT[15..8].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B0;
288
289
               BL_Y_CNT[7..0].ENA = BL_Y_CNT_CS & !nFB_WR & FB_16B1;
290
               Y_INDEX[].CLK = DDRCLK0;
291
               Y_INDEX_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C525";
                                                                                                                          -- $F8A4A.w
                                                                                                                          -- LÖSCHEN BEI WRITE
               Y_INDEX_CLR = BL_Y_CNT_CS & !nFB_WR;
292
293
               Y_{INDEX[]} = (Y_{INDEX[]} + (1 & YIINC)) & !Y_{INDEX_CLR};
294
               -- HOP LOGIC
295
               BL_HOP[].CLK = MAIN_CLK;
               BL_HOP[] = FB_AD[31..24];
296
               BL_HOP_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C51D";
297
                                                                                                                          -- $F8A3A.w
                                                                                                                          -- $F8A3A
298
               BL_HOP[7..0].ENA = BL_HOP_CS & !nFB_WR & FB_16B0;
299
               -- OP LOGIC
               BL OP[].CLK = MAIN CLK;
300
301
               BL_OP[] = FB_AD[23..16];
302
               BL_OP[7..0].ENA = BL_HOP_CS & !nFB_WR & FB_16B1;
                                                                                                                          -- $F8A3B
303
               -- LINE NUMBER BYT
304
               BL_LN[].CLK = MAIN_CLK;
305
               BL_LN[6..0] = FB_AD[30..24];
306
               BL_LN7 = FB_AD31 \& !LN7CLR;
                                                                                                                          -- BUSY HOG UND SMUDGE
               BL_LN_CS = !nFB_CS1 & FB_ADR[19..1] == H"7C51E";
                                                                                                                          -- $F8A3C.w
307
               BL_LN[].ENA = BL_LN_CS & !nFB_WR & FB_16B0;
                                                                                                                          -- $F8A3C
308
309
               BL_LN7.ENA = LN7CLR;
               -- SKEW BYT
310
               BL SKEW[].CLK = MAIN CLK;
311
               BL\_SKEW[] = FB\_AD[23..16];
312
313
               BL_SKEW[].ENA = BL_LN_CS & !nFB_WR & FB_16B1;
                                                                                                                          -- $F8A3D
314
         --- REGISTER OUT
315
               FB\_AD[31..16] = lpm\_bustri\_WORD(
316
                                              BL_HRAM_CS
                                                                      & BL_DPRAM_OUT[]
                                            # BL_SRC_X_INC_CS & BL_SRC_X_INC[]
317
                                            # BL_SRC_Y_INC_CS & BL_SRC_Y_INC[]
318
                                            # BL_SRC_ADRH_CS & SRC_ADR_NODE[31..16]
319
320
                                            # BL_SRC_ADRL_CS & SRC_ADR_NODE[15..0]
321
                                            # BL_ENDMASK1_CS & BL_ENDMASK1[]
                                            # BL_ENDMASK2_CS & BL_ENDMASK2[]
322
                                           # BL_ENDMASK3_CS & BL_ENDMASK3[]
323
324
                                           # BL_DST_X_INC_CS & BL_DST_X_INC[]
325
                                           # BL_DST_Y_INC_CS & BL_DST_Y_INC[]
326
                                            # BL_DST_ADRH_CS & DST_ADR_NODE[31..16]
327
                                            # BL_DST_ADRL_CS & DST_ADR_NODE[15..0]
                                                                   & (BL_X_CNT[]-X_CNT_NODE[])
& (BL_Y_CNT[]-Y_INDEX[])
328
                                            # BL_X_CNT_CS
329
                                            # BL_Y_CNT_CS
330
                                            # BL_HOP_CS
                                                                     & (BL_HOP[],BL_OP[])
331
                                                                     & (BL_LN[7..4],Y_INDEX[3..0],BL_SKEW[])
                                            # BL_LN_CS
                                            # SRC_IADRH_CS & SRC_IADR[31..16]
332
                                                                     & SRC_IADR[15..0]
333
                                            # SRC_IADRL_CS
334
                                            # DST_IADRH_CS
                                                                       & DST_IADR[31..16]
                                            # DST_IADRL_CS
                                                                       & DST_IADR[15..0]
335
                                            # X_INDEX_CS
336
                                                                       & X_INDEX[]
337
                                            # Y_INDEX_CS
                                                                       & Y_INDEX[]
                                           ,BLITTER_CS & !nFB_OE);
338
                                                                                                                                                   -- FFFF8A00-7F
339
340
          -- SRC BUFFER LADEN
               BL_SRC_BUF1[].CLK = DDRCLK0;
341
               BL_SRC_BUF1[127..64].ENA = BLITTER_DACK1 & BL_READ_SRC;
342
343
               BL_SRC_BUF1[63..0].ENA = BLITTER_DACKO & BL_READ_SRC;
344
               BL\_SRC\_BUF1[] = (VDP\_IN[], VDP\_IN[]);
345
               BL_SRC_BUF2[].CLK = DDRCLK0;
346
               BL_SRC_BUF2[127..64].ENA = BLITTER_DACK1 & BL_READ_SRC;
               BL_SRC_BUF2[63..0].ENA = BLITTER_DACKO & BL_READ_SRC;
347
               BL_SRC_BUF2[] = BL_SRC_BUF1[];
348
349
               BL_SRC_BUF3[].CLK = DDRCLK0;
               BL_SRC_BUF3[127..64].ENA = BLITTER_DACK1 & BL_READ_SRC;
350
               BL_SRC_BUF3[63..0].ENA = BLITTER_DACKO & BL_READ_SRC;
351
352
               BL_SRC_BUF3[] = BL_SRC_BUF2[];
353
               -- ZUORDNUNG ----
354
               BL_BSIN[255..128] = BL_SRC_BUF2[];
               IF !BL_SRC_X_INC15 THEN -- WENN POSITIV NORMALE REIHENFOLGE
355
                     BL_BSIN[127..0] = BL_SRC_BUF1[];
356
                     BL_BSIN[383..256] = BL_SRC_BUF3[];
357
358
               ELSE
                                                           -- SONST UMGEKEHRT
359
                     BL_BSIN[127..0] = BL_SRC_BUF3[];
360
                     BL_BSIN[383..256] = BL_SRC_BUF1[];
```

Page 4 of 7 Revision: firebee1

361

```
END IF;
362
     -- DST BUFFER READ
363
         BL DST BUFRD[].CLK = DDRCLKO;
364
         BL_DST_BUFRD[127..64].ENA = BLITTER_DACK1 & BL_READ_DST;
         BL_DST_BUFRD[63..0].ENA = BLITTER_DACKO & BL_READ_DST;
366
         BL_DST_BUFRD[] = (VDP_IN[], VDP_IN[]);
     367
368
     -- SOURCE SHIFT RIGHT = LPM_CSHIFT RIGHH ; SKEW SHIFT: IF FXRS==0 THEN RIGHT ELSE LEFT
369
         DIST_RIGHT[] = (16 * ((0,DST_ADR_NODE[3..1]) - (0,SRC_ADR_NODE[3..1]))) + (!BL_SKEW7 & (0,BL_SKEW[3..0])
     ])) - (BL_SKEW7 & (0,BL_SKEW[3..0]));
370
         IF DIST_RIGHT[] >= 0 THEN
                                                            -- LPM SHIFT RIGHT
371
            BL_BS_SKEW[] = DIST_RIGHT[];
372
            SHIFT_DIR = VCC;
                                                            -- DIR = RIGHT
373
         else
            BL_BS_SKEW[] = 0 - DIST_RIGHT[];
374
                                                            -- LPM SHIFT LEFT
375
                                                            -- DIR = LEFT
            SHIFT_DIR = GND;
376
         end if:
377
    -- barell shifter: direction 0=links 1=rechts IN BEZUG AUF ausgabewert!
378
         BL_BSOUT[] = lpm_clshift384(BL_BSIN[], SHIFT_DIR, BL_BS_SKEW[]); -- wir brauchen 128bit
379
     -- HOP *******
380
         CASE BL_HOP[1..0] IS
381
            WHEN H"0" =>
                            12345678901234567890123456789012
382
                384
            WHEN H"1" =>
385
                HOP_OUT[] = (BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]
     [],BL_HRAM_OUT[],BL_HRAM_OUT[]);
386
            WHEN H"2" =>
387
               HOP\_OUT[] = BL\_BSOUT[255..128];
            WHEN OTHERS =>
388
389
                HOP_OUT[] = (BL_BSOUT[255..128] & (BL_HRAM_OUT[], BL_HRAM_OUT[], BL_HRAM_OUT[], BL_HRAM_OUT[],
     BL_HRAM_OUT[],BL_HRAM_OUT[],BL_HRAM_OUT[]));
390
        END CASE;
     -- OP ******************************
391
392
        CASE BL_OP[3..0] IS
            WHEN H"0" =>
393
394
                OP\_OUT[] = H"0";
395
                SRC_READ = B"0";
            WHEN H"1" =>
396
                OP_OUT[] = HOP_OUT[] & BL_DST_BUFRD[];
397
398
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"2" =>
399
400
                OP_OUT[] = HOP_OUT[] & !BL_DST_BUFRD[];
                SRC_READ = BL_HOP1 # BL_HOP0;
401
402
            WHEN H"3" =>
                OP_OUT[] = HOP_OUT[];
403
                SRC_READ = BL_HOP1 # BL_HOP0;
404
            WHEN H"4" =>
405
                OP_OUT[] = !HOP_OUT[] & BL_DST_BUFRD[];
406
407
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"5" =>
408
409
                OP_OUT[] = BL_DST_BUFRD[];
410
                SRC_READ = B"0";
            WHEN H"6" =>
411
412
                OP_OUT[] = HOP_OUT[] $ BL_DST_BUFRD[];
413
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"7" =>
414
415
                OP_OUT[] = HOP_OUT[] # BL_DST_BUFRD[];
416
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"8" =>
417
418
                OP_OUT[] = !HOP_OUT[] & !BL_DST_BUFRD[];
419
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"9" =>
420
                OP_OUT[] = !HOP_OUT[] $ BL_DST_BUFRD[];
421
422
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"A" =>
423
424
                OP_OUT[] = !BL_DST_BUFRD[];
425
                SRC_READ = B"0";
            WHEN H"B" =>
426
                OP_OUT[] = HOP_OUT[] # !BL_DST_BUFRD[];
427
                SRC READ = BL HOP1 # BL HOP0;
428
            WHEN H"C" =>
429
                OP_OUT[] = !HOP_OUT[];
430
431
                SRC_READ = BL_HOP1 # BL_HOP0;
            WHEN H"D" =>
432
                OP_OUT[] = !HOP_OUT[] # BL_DST_BUFRD[];
433
434
                SRC_READ = BL_HOP1 # BL_HOP0;
435
            WHEN H"E" =>
                OP_OUT[] = !HOP_OUT[] # !BL_DST_BUFRD[];
436
                SRC_READ = BL_HOP1 # BL_HOP0;
437
            WHEN OTHERS =>
438
                           12345678901234567890123456789012
439
440
                441
                SRC_READ = B"0";
        END CASE;
442
        ----- ENDMASKEN SETZEN
443
     ******************
444
                ENDMASK1 SHIFT[3..0] = 0;
445
                ENDMASK2\_SHIFT[3..0] = 0;
                IF X_INDEX[] == 0 THEN
                                                                                          -- ANFANG?
446
```

Page 5 of 7 Revision: firebee1

```
447
                    ENDMASK1\_SHIFT[7..4] = 1 + (0, (DST\_ADR\_NODE[3..1]));
                                                                                               -- JA ->
     ENDMASK 1 SETZEN
448
                 ELSE
449
                    ENDMASK1\_SHIFT[7..4] = 0;
     NEIN->ENDMASK1 AUF ENDMASK2 SETZEN
450
                 END IF;
4.5.1
                 DST_END_LINE_ADR[] = DST_ADR_NODE[] + (8 * DST_XINC_NODE[]);
452
                 IF BL_X_CNT[] <= (X_CNT_NODE[] + 8) THEN</pre>
                                                                                               -- SCHON
      ZEILENENDE?
453
                     ENDMASK2\_SHIFT[7..4] = 1 + (0, (DST\_END\_LINE\_ADR[3..1]));
                                                                                               -- JA ENDMASK
     3 SETZEN
454
455
                    ENDMASK2\_SHIFT[7..4] = 0;
                                                                                               -- NOCH NICHT
     AKTIV->ENDMASK 3 AUF ENDMASK2 SETZEN
456
                END IF;
457
     -- ENDMASKEN -- barell shifter 144 bit, direction 0 = links 1 = rechts
458
                      1234567890123456789012345678
459
         ENDMASK12_IN[] = (BL_ENDMASK1[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[],
     BL_ENDMASK2[],BL_ENDMASK2[]);
         ENDMASK12_OUT[] = lpm_clshift144(ENDMASK12_IN[],1,ENDMASK1_SHIFT[]);
460
                                                                                       -- IMMER rechts SCHIEBEN
461
         ENDMASK23_IN[] = (BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[], BL_ENDMASK2[],
     BL_ENDMASK2[],BL_ENDMASK2[],BL_ENDMASK3[]);
                                                                                    -- IMMER LINKS SCHIEBEN
462
         ENDMASK23_OUT[] = lpm_clshift144(ENDMASK23_IN[],0,ENDMASK2_SHIFT[]);
         ENDMASK123[] = ENDMASK12_OUT[127..0] & ENDMASK23_OUT[143..16];
464
         BLITTER_DOUT[] = ((ENDMASK123[] & OP_OUT[]) # (!ENDMASK123[] & BL_DST_BUFRD[]));
465
     -- STATE MACHINE
466
        BLITTER_RUN = BLITTER_ON;
467
     -- BLITTER MAIN STATE MACHINE ------
468
         BL_SM.CLK = DDRCLK0;
469
470
             WHEN START => ----- START
471
                 IF BLITTER_ON & BL_LN7 & ((BL_X_CNT[] - X_CNT_NODE[])>0) & ((BL_Y_CNT[] - Y_INDEX[]) > 0) THEN
472
                     BL\_SM = NEW\_LINE;
                 ELSE
473
474
                    BL\_SM = START;
475
                 END IF;
476
             WHEN NEW_LINE => ----- NEU LINIE
477
                 X INDEX CLR = VCC;
                                                                -- LÖSCHEN
478
                 BL\_SM = RDSRC1;
479
             WHEN RDSRC1 => ----
                                   ----- READ SRC1
                 IF SRC_READ THEN
480
481
                     BLITTER\_ADR[] = (SRC\_ADR\_NODE[31..4], B"0000");
482
                     BLITTER_SIG = VCC;
483
                                                               -- LATCH UND SB1->SB2
                     BL_READ_SRC = VCC;
484
                     IF BLITTER_DACKO THEN
485
                         SIINC = VCC;
                                                               -- INC SRC ADR
486
                         BL\_SM = RDSRC2;
488
                        BL\_SM = RDSRC1;
                     END IF;
489
490
                 ELSE
491
                     BL\_SM = RDDST;
                 END IF;
492
493
             WHEN RDSRC2 => ----- READ SRC2
494
                 IF SRC_READ THEN
495
                     BLITTER\_ADR[] = (SRC\_ADR\_NODE[31..4], B"0000");
496
                     BLITTER_SIG = VCC;
497
                     BL_READ_SRC = VCC
                                                                    -- LATCH UND SB1->SB2
                     IF BLITTER_DACKO THEN
498
499
                         SIINC = VCC;
                                                                    -- INC SRC ADR
500
                         BL\_SM = RDDST;
501
                     ELSE
502
                        BL\_SM = RDSRC2;
503
                     END IF;
504
                 ELSE
505
                     BL SM = RDDST;
506
                 END IF;
507
             WHEN RDDST =>
                           ----- READ DEST
                 BLITTER\_ADR[] = (DST\_ADR\_NODE[31..4], B"0000");
508
509
                 BLITTER_SIG = VCC;
510
                 BL_READ_DST = VCC;
511
                 IF BLITTER_DACKO THEN
512
                     BL\_SM = WRDST;
513
514
                    BL\_SM = RDDST;
515
                 END IF;
             WHEN WRDST =>
516
                                     ---- WRITE DEST
                BLITTER_WR = VCC;
517
                 BLITTER_SIG = VCC;
518
                 BLITTER_ADR[] = (DST_ADR_NODE[31..4],B"0000");
519
520
                 IF BLITTER_DACKO THEN
521
                    XIINC = VCC;
                                                                -- INC X_INDEX
                     DIINC = VCC;
                                                                -- INC DEST ADR
522
                    BL_SM = TESTZEILENENDE;
523
524
525
                    BL\_SM = WRDST;
                END IF;
526
527
             WHEN TESTZEILENENDE => ----- ZEILENDE?
528
                 IF BL_X_CNT[] <= (X_CNT_NODE[])</pre>
                                                               -- SCHON ZEILENENDE?
529
                                                               -- JA -> INC Y-INDEX UND ZEILE SRC UND DEST
                     YIINC = VCC;
```

Page 6 of 7 Revision: firebee1

Page 7 of 7 Revision: firebee1