RISC-V External Debug Support Errata
70da60cec1f57df61b68e8f2ef9b75dae71b7486

Editors:
Tim Newsome <tim@sifive.com>, SiFive, Inc.
Megan Wachs <megan@sifive.com>, SiFive, Inc.

Mon Nov 5 13:08:38 2018 -0800

1 Errata to RISC-V Debug Specification 0.13

1.1 Resume ack bit is set after resuming

The third paragraph of Section 3.5 has a mistake. At the end of the process described there, the resume ack bit is *set*.

1.2 `sbdata0` Reads Order of Operations

The order of operations listed in Section 3.12.23, describing reads from `sbdata0`, is incorrect. It should read:

Reads from this register start the following:

1. "Return" the data.
2. Set sbbusy.
3. If sbreadondata is set, perform another system bus read.
4. If sbautoincrement is set, increment `sbaddress`.
5. Clear sbbusy.

1.3 sselect applies to svalue

In Section 5.2.13, when sselect is 0 it ignores svalue.

1.4 Last trigger example

In the last example in Section B.9, the value for `tdata2` 1 should be 0xefff8675.