RISC-V External Debug Support Errata b864f54f8148fc515133a277679dcf3f40b01cf5

Editors:

Tim Newsome <tim@sifive.com>, SiFive, Inc. Megan Wachs <megan@sifive.com>, SiFive, Inc.

Wed Oct 31 13:02:02 2018 -0700

1 Errata to RISC-V Debug Specification 0.13

1.1 sbdata0 Reads Order of Operations

The order of operations listed in Section 3.12.23, describing reads from sbdata0, is incorrect. It should read:

Reads from this register start the following:

- 1. "Return" the data.
- 2. Set sbbusy.
- 3. If sbreadondata is set, perform another system bus read.
- 4. If sbautoincrement is set, increment sbaddress.
- 5. Clear sbbusy.