Operating systems and concurrency B03

David Kendall

Northumbria University


Introduction

- A key function of OS is interrupt handling
- We will build understanding of interrupt handling by looking in detail at:
 - Installing and executing an interrupt handler (ISR)
 - · Configuring a timer as an interrupt source
- Example microcontroller NXP LPC4088

Interrupt entry


Recall from the last lecture how the ARM Cortex M3 manages an IRQ interrupt

- Microcontroller peripheral raises interrupt;
- NVIC causes ISR vector to be fetched from vector table and put into R15 (PC);
- At same time, CPU pushes key registers onto the stack and stores special 'return code' in link register (R14/LR)



If ISR needs to save more context, it must do so itself

ARM Cortex M3 Vector Table



ARM, Cortex-M3 Devices Generic User Guide, ARM 2010 (p.2-24)

LPC4088 Vector Table – details

```
: Vector Table Mapped to Address 0 at Reset
               AREA RESET, DATA, READONLY
               EXPORT Vectors
  Vectors DCD __initial_sp ; Top of Stack
 DCD Reset Handler : Reset Handler
         DCD NMI Handler ; NMI Handler
         DCD HardFault Handler ; Hard Fault Handler
 DCD MemManage Handler ; MPU Fault Handler
 DCD BusFault Handler : Bus Fault Handler
 DCD UsageFault Handler : Usage Fault Handler
         DCD 0xEFFFF39E
                               : Reserved- vector sum
 DCD 0
                        : Reserved
                        : Reserved
 DCD 0
                      : Reserved
 DCD 0
 DCD SVC_Handler ; SVCall Handler
 DCD DebugMon_Handler ; Debug Monitor Handler
 DCD 0 ; Reserved
DCD PendSV_Handler
DCD SysTick_Handler ; SysTick Handler
          ; External Interrupts
 DCD WDT IRQHandler ; 16: Watchdog Timer
 DCD TIMER0 IRQHandler : 17: Timer0
                 AREA |. text|, CODE, READONLY
Default Handler PROC
         EXPORT TIMERO IRQHandler [WEAK]
TIMER0 IRQHandler
         R
         FNDP
```

In the Keil MDK-ARM tools, this code appears in the file $startup_LPC407x_8x_177x_8x.s$

LPC4088 Vector Table - notes

- The startup file gives default entries for all elements in the vector table
- For the external interrupt handlers, like TIMERO_IRQHandler, the code associated with the handler is just a simple empty loop (i.e. it does nothing except loop back to itself)
- The address of this handler is stored in its slot in the vector table and exported to the rest of the program as a WEAK symbol - this means that it can be overwritten by our own handler, using the same name.

Installing our own interrupt handler

• So, to install our own handler for any interrupt, we look in the file startup_LPC407x_8x_177x_8x.s at the vector table to find the name of the handler function, e.g. TIMERO_IRQHandler. We then write our own C function with the same name, e.g.

```
void TIMER0_IRQHandler() {
    ...
}
```


 The interrupt must also be enabled in the NVIC. We can use a predefined function to do that . . .

```
NVIC_EnableIRQ(TIMER0_IRQn);
```

Now that we know how to install an interrupt handler, let's see how to get one of the peripheral devices to generate an interrupt for us to handle . . .

LPC408x/7x Timers

- Four timers all with same structure
- Default clock source is APB peripheral clock (PCLK)
- Prescaler increments on each PCLK tick
- When prescaler value is equal to value in prescaler register, timer counter is incremented by 1 and prescaler is reset




Timer modes

- Timers can be used in
 - capture mode
 - counter mode
 - match mode
- When used in match mode, the timer can be used to trigger some event when the value in the timer counter matches some preset value
- event can be a timer action (reset, stop, interrupt) or external action (e.g. set, clear, reset pin)
- match mode details to follow

Timer match mode

- Each timer has up to four match channels
- Each match channel has a match register containing 32-bit number
- When current value of timer counter matches value in match register an event is triggered



Some Timer0 Registers

Name	Function	Notes
TCR	Timer Control	Bit 0: 0 disables counter, 1 enables; Bit
		1: 0 counter runs freely, 1 counter is
		reset
PR	Prescale	Value here controls when timer counter
		is incremented based on PCLK
CTCR	Count Control	Bits 0:1, 00 selects timer mode
MR0	Match	Write value here to be matched in order
		to cause event
IR	Interrupt	Writing 1 resets interrupt; writing 0 has
		no effect
MCR	Match Control	Bits 0:1, 11 causes interrupt and reset
		of counter on match event

• see LPC408x User Manual Chapter 24 for details of timer registers

How to initialise TIMER0

```
void timerOlnit(uint32 t tickHz) {
 LPC SC->PCONP |= (1UL << 1); /* ensure power to TIMER0 */
  LPC TIMO->TCR = 0; /* disable the timer during configuration */
  LPC TIMO->PR = 0; /* don't scale peripheral clock */
  LPC TIM0->CTCR = 0; /* select timer mode, not counter mode */
 LPC TIMO->MR0 = PeripheralClock / tickHz - 1: /* set match register */
 LPC TIMO->MCR = 0x03UL: /* interrupt and reset on match */
  LPC TIMO->IR = 0x3F; /* reset all TIMERO interrupts */
  NVIC EnableIRQ(TIMER0 IRQn): /* enable the TIMER0 interrupt in the NVIC */
 LPC TIM0\rightarrowTCR |= (1UL << 0); /* start the timer */
void TIMER0 IRQHandler(void) {
  /*
   * do whatever you want to handle the interrupt
   * e.g. flash an LED, execute an OS scheduler etc.
   */
 LPC TIMO->IR |= (1UL << 0); /* clear the interrupt on MRO */
```

- Notice that we're using the standard CMSIS register names here.
- More on CMSIS next time.

Acknowledgements

 Trevor Martin, The Designer's Guide to the Cortex-M Processor Family: A Tutorial Approach, Newnes, 2013