# Workflow to solve on-chip structures in AEDT

Skanda Kotethota Tunir Dey




#### Overview

- Introduction to GDSII
- Why is GDS-based workflow different?
- Simulation of On-chip structures in AEDT
  - ECAD Xplorer
  - Performance enhancement with ECAD Xplorer Preprocessing
- IC design workflow in AEDT
- Automation of IC design workflow using XML
- Appendix: XML workflow syntax



#### Introduction to GDSII


- Industry standard format for sharing IC-layout data
  - Geometry shapes ✓
  - Text labels ✓
  - Stackup dimensions X
  - Material info X
- Layers characterized by Name/Data Type
- Data in binary format





#### Introduction to GDSII

- Industry standard format for sharing IC-layout data
  - Geometry shapes ✓
  - Text labels ✓
  - Stackup dimensions X
  - Material info X
- Layers characterized by Name/Data Type
- Data in binary format





#### Introduction to GDSII

- Industry standard format for sharing IC-layout data
  - Geometry shapes ✓
  - Text labels ✓
  - Stackup dimensions X
  - Material info X
- Layers characterized by Name/Data Type
- Data in binary format


NULIACKINULISTXISTXXINULIFSISOHISTXIBELÄNULIFFINULIETXINULIDCSINUL NUL-NUL&STXACKSNULNULDCACTXENO>A%7KEŞÔ9D,/ >ZXNULGSCNQSTXBELÄNULGENULDC3NUL NUL - NUL ACK ACK vias21 NUL EOT BS NUL NUL ACK STXNULCANNULACKSOSTXNULNULNUL, DLEETXNULNULVY, NULNULDCI "NULNULVY, NULNULDCS" NULNUL -NULNULDC1"NULNULVT, NULNULDC1"NULEOTDC1NULNULEOTBSNULNULACK STXNUL CANNUL ACK SO STX NUL NUL NUL , DLE ETX NUL NUL SI NUL NUL SI NUL NUL SI NUL NUL DIE STXNUL)CANNULJACKSOJSTXNULJNULJNUL, DLEJETXNULJNULJVT, NULJNULJSO; NULJNULJVT, NULJNULJDLEŠNULJNUL ¬NULNULDLE Š NULNUL -NULNULSO; NULNULVT, NULNULSO; NULEOTDC1NULNULEOTBSNULNULACK STXNUL CANNUL ACK SO STXNUL NUL NUL , DLEETXNUL NUL ETX è NUL NUL SO ; NUL NUL ETX è NUL NUL DLE ¬NULNULSOH6NULNULVT, NULNULNULNULNULNULNULVT, NULEOT[DC1]NULNULEOT[BS]NULNULACK ¬NULNULNAK|NULNULNT, NULNULDC3^NULNULVT, NULEOTDC1NULNULEOTBSNULNULACK STXNULCANNULACKSOSTXNULNULNUL, DLEETXNULNULSI NULNULVT, NULNULSI ¬NUL NUL DC1" NUL NUL

#### Can't be viewed on a text editor!



## KLayout viewer (editor)


- Tool for visualizing/editing GDS files
  - Add/remove/merge/rename layers
  - Combine multiple GDS files
  - etc
- Quick to load heavy GDS files
- Free to download






#### Why is GDS-based workflow different?

- Stress on solver and mesh complexity due to:
  - Presence of 1000s of tiny geometries (vias/primitives)
  - Misalignment of geometries on adjacent layers
- Geometry pre-processing becomes crucial for successful simulation in reasonable amount of time








# Simulation of on-chip structures in AEDT




- Standalone tool for pre-processing IC structures
  - Via Grouping
  - Via/Primitive alignment
  - Geometry wrapping
  - etc
- Import/Save EDB files
- Edit Stackup






- Standalone tool for pre-processing IC structures
  - Via Grouping
  - Via/Primitive Alignment
  - Geometry wrapping
  - etc
- Import/Save EDB files
- Edit Stackup



Via grouping




- Standalone tool for pre-processing IC structures
  - Via Grouping
  - Via/Primitive alignment
  - Geometry wrapping
  - etc
- Import/Save EDB files
- Edit Stackup



Via alignment




- Standalone tool for pre-processing IC structures
  - Via Grouping
  - Via/Primitive alignment
  - Geometry wrapping
  - etc
- Import/Save EDB files
- Edit Stackup



**Geometry wrapping** 





- Standalone tool for pre-processing IC structures
  - Via Grouping
  - Via/Primitive alignment
  - Geometry wrapping
  - etc
- Import/Save EDB files
- Edit Stackup





#### Performance enhancement with ECAD Xplorer pre-processing






**Simple On-chip structure** 


	Initial meshing	Adaptive meshing	Frequency Sweep	Total tetrahedra
Without via grouping/snapping	00:01:12	00:02:45	00:06:27	230k
With via grouping/snapping	00:00:33	00:01:23	00:03:19	110k



#### IC design workflow in AEDT








\* As of 2022 R1, direct ircx import is only supported in Linux





Import GDSII and Control file Pre-Processing in **ECAD Xplorer** 3D Layout translation/Cutout Create Components/Ports Add HFSS Setup/Sweep/ **Boundaries** Analyze



- Convert circle-like polygons to circles
- Crop design
- Wrap geometry
- Via grouping/alignment
- Edit/Verify stackup
- etc








3D Layout GUI\*


\* Cropping in ECAD Xplorer is relatively faster







**Component with solderball and PEC sheet** 




IC[Beta] is a meshing technology suitable for fast and reliable meshing of IC-level structures



# Automation of IC design workflow using XML



#### Automation of IC-design workflow





#### Automation using XML control file for GDS workflow

- Automation capabilities
  - Define layer mapping
  - Add stackup parameters
  - Group Vias/Correct misalignments
  - And more..

```
<ELayers LengthUnit="um">
      41
                    <Dielectrics>
      42
                        <Layer Name="Top Diel"
                                                Material="diel 1"
      43
                        <Layer Name="Mid Diel 1" Material="diel 2"</pre>
                                                                     Thickness="3.6" />
      44
                        <Layer Name="Mid Diel 2" Material="diel 1"</pre>
                                                                     Thickness="2.6" />
                        <Layer Name="Bot Silicon" Material="silicon" Thickness="10.7" />
      46
                        <Layer Name="Bot Diel"
                                                Material="diel 1"
                                                                    Thickness="0.5" />
                                                                                                           Stackup parameters
      47
                    </Dielectrics>
                                             Layer mapping
      48
      49
                    <Layers>
                        <Layer Name="12" GDSDataType="0" TargetLayer="TOP"</pre>
                                                                                 Type="conductor" Material="metal 1" Thickness="1.2" Elevation="17.4"
                                                                                                                                                     UnionPrimitives="true"/>
      51
                        <Layer Name="13" GDSDataType="0" TargetLayer="Mid Sig 1" Type="conductor" Material="metal 1" Thickness="0.6" Elevation="13.8"</pre>
                                                                                                                                                     UnionPrimitives="true"/>
      52
                        <Layer Name="17" GDSDataType="0" TargetLayer="Mid Sig 2" Type="conductor" Material="metal 1" Thickness="0.6" Elevation="11.2"</pre>
                                                                                                                                                     UnionPrimitives="true"/>
                        <Layer Name="21" GDSDataType="0" TargetLayer="Bottom"</pre>
                                                                                 Type="conductor" Material="metal 1" Thickness="0.5" Elevation="0"
                                                                                                                                                      UnionPrimitives="true" ConvertPolygonToCircle="true"/
      54
                        <Layer Name="27" GDSDataType="0" TargetLayer="Bottom"</pre>
                                                                                 Type="conductor" Material="metal 1" Thickness="0.5" Elevation="0"
                                                                                                                                                      UnionPrimitives="true" ConvertPolygonToCircle="true"/
                    </Layers>
      56
      57
                        <Layer Name="61" GDSDataType="0" TargetLayer="VIA 1" Material="metal 1" StartLayer="TOP" StopLayer="Mid Sig 1">
Via grouping
                            <CreateViaGroups Method="range" Persistent="false" Tolerance="1um" />
                            <SnapViaGroups Method="distance" Tolerance="1um" />
and alignment </Layer>
                        <Layer Name="67" GDSDataType="0" TargetLayer="VIA 2"</pre>
                                                                               Material="metal 1" StartLayer="Mid Sig 1" StopLayer="Mid Sig 2"/>
      63
                        <Layer Name="216" GDSDataType="0" TargetLayer="VIA TSV" Material="metal 1" StartLayer="Mid Sig 2" StopLayer="Bottom" >
                            <TSVProperties Thickness="0.25" Material="diel 1"/>
      64
      65
                        </Laver>
      66
                    </Vias>
                </ELayers>
```





#### Automation using XML control file for GDS workflow

#### Automation capabilities

- Define layer mapping
- Add stackup parameters
- Group Vias/Correct misalignments
- And more..

•	Choose	nets	to	import
---	--------	------	----	--------

- Create Auto-Component
- Create Ports
- Take cutout of design
- Create shapes on metal layer

#### Convert polygon to circle

- Remove small voids
- Add TSV option to via layer
- Create sim setup through XML
  - Adaptive Setting
  - Initial mesh settings
  - Mesh seeding
  - Sweep

etc..



#### Appendix: XML workflow syntax



#### XML in AEDT: Fundamentals

- Commands are case sensitive
- Indentation is not necessary but is recommended to enhance readability
- Comments in xml are recommended to enhance readability
- XML is made up of several Tags:
  - Read <Stackup> as: Open "Stackup" tag
  - Read </Stackup> as: Close "Stackup" tag

```
(?xml version="1.0" encoding="UTF-8" standalone="no" ?)
    G<c:Control xmlns:c="http://www.ansys.com/control" schemaVersion="1.0">
 3
          <Stackup>
              <Materials>
 6
                  <!-- Define materials properties that you want to use in the stackup-->
              </Materials>
 9
              <ELayers>
10
                  <!-- Define stackup properties -->
11
              </ELavers>
12
          </Stackup>
13
14
     L</c:Control>
```

- Stackup, Materials, ELayers are Tags
- Comments start with <!-- and end with -->



#### XML in AEDT: Skeleton


```
?xml version="1.0" encoding="UTF-8" standalone="no" ?>
     G<c:Control xmlns:c="http://www.ansys.com/control" schemaVersion="1.0">
 3
 4
          <Stackup>
 5
               <Materials>
                  <!-- Define materials and their properties -->
              </Materials>
 8
              <ELayers>
                  <!-- Define stackup layers' properties -->
11
              </ELavers>
12
          </Stackup>
13
14
          <Boundaries>
15
              <!--Define radiation boundary dimensions-->
16
          </Boundaries>
18
          <CutoutSubdesign>
19
              <!--Take cutout of design-->
20
          </CutoutSubdesign>
21
22
          <SimulationSetups>
23
              <!--Enter simulation setup and frequency sweep-->
24
          </SimulationSetups>
26
          <ImportOptions>
27
              <!--Choose import options checkboxes-->
28
          </importOptions>
29
30
          <GDS NET DEFINITIONS>
31
              <!--Choose which nets to import-->
          </GDS NET DEFINITIONS>
32
33
34
          <GDS COMPONENTS>
35
              <!--Create component(s) and port(s)-->
          </GDS COMPONENTS>
36
       /c:Control>
```

- Define stackup materials
- Define stackup parameters
  - Layer mapping
  - Layer thickness/material
  - Pre-process geometries

- Allows automation to:
  - Add radiation boundary
  - Take design cutout
  - Add HFSS simulation setup
  - Choose which nets to import
  - Create Ports/Components




#### Materials definition





#### Stackup Definition



- Dielectric layers, Signal layers and Via layers are defined in separate clusters to create an Overlapping stackup
  - Dielectrics are defined independently from Signal/Via Layers\*
- LengthUnit="um" specifies the unit for physical dimensions of all layers to be in um

<sup>\*</sup> Whenever dielectric overlaps with metal, metal will override dielectric automatically in the region of intersection



#### Dielectrics definition Top Diel TOP <ELayers LengthUnit="um"> 41 <Dielectrics> <Layer Name="Top Diel" VIA\_1 42 Material="diel 1" Thickness="1.2" <Layer Name="Mid Diel 1" Material="diel 2" 43 <Layer Name="Mid Diel 2" 44 Material="diel 1" Mid Sig 1 <Layer Name="Bot Silicon" Material="silicon"</pre> 45 <Layer Name="Bot Diel" Material="diel 1" 46 Thickness="0.5" VIA\_2 Mid\_Die( 47 </Dielectrics> 48 Mid\_Sig\_2 49 <Layers> 55 56 <Vias> Bot Silicon VIA\_TSV 66 67 </ELayers>

**After importing in AEDT** 

Bottom

- Dielectric layers are defined independently from signal/via layers
- Order of dielectric layers specified in xml is preserved after importing
  - Topmost dielectric in the xml will be topmost dielectric after importing in AEDT
- All dielectric layers are continuous
  - One dielectric layer will lie exactly on top of the other (no gap in-between)




#### Signal layer mapping and definition

```
<ELavers LengthUnit="um">
              <Dielectrics>
49
              <Layers>
50
                                                                             Type="conductor" Material="metal 1" Thickness="1.2" Elevation="17.4"
                  <Layer Name="12" GDSDataType="0" TargetLayer="TOP"</pre>
51
                  <Layer Name="13" GDSDataType="0" TargetLayer="Mid Sig 1" Type="conductor" Material="metal 1" Thickness="0.6" Elevation="13.8"
                                                                                                                                                     UnionPrimitives="true"/>
52
                                    GDSDataType="0" TargetLayer="Mid Sig 2" Type="conductor" Material="metal 1" Thickness="0.6" Elevation="11.2"
                                                                                                                                                     UnionPrimitives="true"/>
                                    GDSDataType="0" TargetLayer="Bottom"
                                                                             Type="conductor" Material="metal 1" Thickness="0.5" Elevation="0"
                                                                                                                                                      UnionPrimitives="true" ConvertPolygonToCircle="true"/>
54
                  <Layer Name="27" GDSDataType="0" TargetLayer="Bottom"</pre>
                                                                             Type="conductor" Material="metal 1" Thickness="0.5" Elevation="0"
                                                                                                                                                      UnionPrimitives="true" ConvertPolygonToCircle="true"/>
55
              </Lavers>
56
```

- Read Line 53 as: GDS layer 21/0 is mapped to user-defined layer Bottom which is a conductor (signal) layer with material metal\_1 and thickness 0.5um. This layer is at an elevation of 0um
  - **Elevation** is the distance of a particular layer from the bottom-most layer
  - UnionPrimitives="true" ensures that all geometries that are physically connected on a layer are 'united'
  - ConvertPolygonToCircle="true" will convert all polygons on a layer to circles
- Line 54: GDS layer 27/0 containing text labels is also mapped to layer Bottom. The text labels fall exactly on the geometries on layer 21/0 and is used by the tool to automatically assign net names

**Note:** Text labels in a GDS file can either be present for top-most or bottom-most layer (or both). Text label mapping in xml is done to either top-most or bottom-most layer based on its availability in GDS file




**After importing in AEDT** 



57

</ELavers>

#### Via layer mapping and definition




- Read Line 63 as: GDS layer 216/0 is mapped to user-defined layer VIA\_TSV. The via material is metal\_1. Via starts from layer Mid\_Sig\_2 and ends on layer Bottom
  - Read Line 64 as: Add 0.25um thick diel\_1 material dielectric around all geometries on layer VIA\_TSV



#### Radiation Boundary

XML Automation: Define boundary condition parameters for HFSS simulation



#### Cutout Sub-design

XML Automation: Take cutout of design while importing GDS to AEDT


```
CutoutSubdesign>
75
76
          <Polygon>
77
              <Point x= "79.86um" y="19.71um"
              <Point x= "159.26um" y="99.48um"
78
79
              <Point x= "259.21um" v="99.48um"
              <Point x= "339.07um" y="18.71um"
80
81
              <Point x= "339.07um" y="-80.52um" />
              <Point x= "259.21um" y="-160.63um"/>
82
              <Point x= "159.26um" v="-160.63um"/>
83
84
              <Point x= "79.86um" y="-80.52um" />
85
          </Polygon>
86
      </CutoutSubdesign>
```

- Line 77-84: Specify x,y coordinates of polygonal cutout boundary
  - A cutout of design is automatically taken while GDS file is being imported to AEDT
  - For a rectangular cutout, specify four x,y points




#### **HFSS Simulation Settings**

XML Automation: Specify HFSS simulation setup and frequency sweep



#### Choose nets to import

XML Automation: When importing GDS file, only import necessary nets into AEDT and ignore remaining nets



- Line 135: Flatten="true" flattens hierarchy of GDS design
- Line 135: ImportDummyNet="false" ensures that only nets vdd, vss, rx\_pos, rx\_neg and tx\_line\* are imported
- Line 147: tx\_line\* ensures that all net names that begin with tx\_line will be imported



# Create Components and Ports (Automatic)

XML Automation: Create Component(s) by clustering pins within tolerance; Create Port(s) by specifying net name(s)

```
151
152
          <GDS AUTO COMPONENT Layer="Bottom" Tolerance="100um">
153
              <DieProperties Type="Flip chip" Orientation="Chip up"/>
154
              <SolderballProperties Shape="Cylinder" Diameter="7um" Height="11um" Material="solder"/>
155
156
              <AutoComponentPort>
157
                  <PosNet Name="tx line*"/>
158
              </AutoComponentPort>
159
          </GDS AUTO COMPONENT>
       </GDS COMPONENTS>
160
```

- Line 152: Cluster Bottom layer geometries (pins) that are within 100um of each other and create a component
- Line 153: Component is an IC of type Flip chip with Chip up orientation
- Line 154: Create Cylindrical solderball of diameter 7um, height 11um and solder material
- Line 156-158: Create coax port on all component pins having net name(s) tx\_line\*



#### Create Components and Ports (Manual)

XML Automation: Create Component(s) by specifying coordinates of pins; Create Port(s) by specifying pin name(s)

```
164  GDS_COMPONENTS>
165
           <GDS COMPONENT>
166
               <GDS PIN Name="Pin 0" x="1.67um" y="6.65um" Layer="Bottom"/>
167
               <GDS PIN Name="Pin 1" x="3.17um" y="6.65um" Layer="Bottom"/>
168
               <GDS PIN Name="Pin 2" x="4.67um" y="6.65um" Layer="Bottom"/>
169
               <GDS PIN Name="Pin 3" x="6.17um" y="6.65um" Layer="Bottom"/>
               <GDS PIN Name="Pin 4" x="7.67um" y="6.65um" Layer="Bottom"/>
171
               <GDS PIN Name="Pin 5" x="9.17um" y="6.65um" Layer="Bottom"/>
172
               <GDS PIN Name="Pin 6" x="1.67um" y="11.49um" Layer="Bottom"/>
173
               <GDS PIN Name="Pin 7" x="3.17um" y="11.49um" Layer="Bottom"/>
174
               <GDS PIN Name="Pin 8" x="4.67um" y="11.49um" Layer="Bottom"/>
175
               <GDS PIN Name="Pin 9" x="6.17um" y="11.49um" Layer="Bottom"/>
176
               <GDS PIN Name="Pin 10" x="7.67um" y="11.49um" Layer="Bottom"/>
177
               <GDS PIN Name="Pin 11" x="9.17um" y="11.49um" Layer="Bottom"/>
178
179
               <Component RefDes="U1" PartName="My IC" PartType="IC">
                   <DieProperties Type="Flip chip" Orientation="Chip up"/>
                   <SolderballProperties Shape="Cylinder" Diameter="7um" Height="11um" Material="solder"/>
182
                   <ComponentPort Name="Port1">
183
                      <PosPin Name="Pin 7"/>
184
                   </ComponentPort>
185
                   <ComponentPort Name="Port2">
186
                      <PosPin Name="Pin 9"/>
187
                   </ComponentPort>
188
               </Component>
189
           </GDS COMPONENT>
       </GDS COMPONENTS>
```

- Line 166-177: Assign pin names to geometries (pins) and add them to component
  - **Read Line 166 as:** Convert geometry that lies on layer **Bottom** on coordinates x=1.67um, y=6.65um to 'Pin'. Name this pin as Pin 0 and add pin to component
- **Line 179-181:** Specify properties of component
  - Reference Designator is **U1**; PartName is **My IC**; Part type is **IC**
  - IC is of type Flip chip with Chip up orientation
  - Create Cylindrical solderball of diameter 7um, height 11um, and solder material
- Line 182-184: Create coax port named Port1 on Pin 7
- Line 185-187: Create coax port named Port2 on Pin 9



# **Ansys**