

Project: UART

CEGG 3155– DIGITAL SYSTEMS II

Fall 2025

**School of Electrical Engineering and Computer Science
University of Ottawa**

Course Coordinator: Dr. Rami Abielmona

Isaiah Kwapisz	300377196
David Rosocha	300366191

Experiment Date: 11/3/2025
Submission Date: 12/01/2025

Method and Materials

2.1 Materials:

- Quartus II Web Edition for VHDL coding, simulation, and synthesis.
- Altera DE2 Development and Education board for experimental verification.
Specifically, for this lab, the Cyclone IV EP4CE115F29C
- Multisim for Verification/Testbenches



2.2. Method

The design of the traffic light controller was realized using the Finite State Machine (FSM) procedure outlined in the manual, which provides a systematic approach to developing synchronous sequential circuits. The design flow consisted of the following steps:

1. Interpreting the problem specifications

The functional requirements of the traffic light controller were examined, including input conditions, output behavior, timing constraints, and priority rules between the main and side streets.

2. Creating a state diagram

A state diagram was constructed to represent all possible light configurations and their transitions based on sensor input and timer conditions.

3. Deriving the state table

The state diagram was converted into a state table, expressing present states, next states, and output values for all input combinations.

4. Performing state minimization and assignment

Equivalent states were reduced to simplify the implementation, and a binary state encoding was selected to represent each state using flip-flops.

5. Generating the transition table and design equations

The minimized state table was expanded into a transition table and corresponding excitation/output equations were derived for implementation using D-type flip-flops.

6. Implementing the circuit

The resulting logic was implemented in VHDL at the structural level and synthesized onto the FPGA, forming a synchronous FSM that drives the traffic lights and auxiliary components.

Introduction

The primary objective of this project was to design, implement, and verify a complete Universal Asynchronous Receiver-Transmitter (UART) system using VHDL and the Altera Quartus II software. While Laboratory #3 focused on designing a Finite State Machine (FSM) to control a traffic light system with internal states visible only through LED indicators, this project transforms that isolated controller into a debuggable real-time system by integrating a serial communication interface. The core purpose is to enable the FPGA to transmit human-readable ASCII debug messages, such as "Mg-Sr" (Main Green, Side Red), to an external computer terminal whenever a traffic light state transition occurs.

UART Fundamentals and Asynchronous Communication

A UART facilitates asynchronous serial data transmission between digital systems. Unlike parallel communication, which transmits multiple bits simultaneously across dedicated wires, serial communication transmits data sequentially, one bit at a time, over a single wire. The term "asynchronous" means UART operates without a shared clock signal, requiring only two data lines (Tx_D for transmission and Rx_D for reception) plus a common ground. Both the transmitter and receiver must operate at the same pre-agreed data rate, known as the baud rate, and the receiver must accurately detect when data transmission begins and ends without any timing reference from the transmitter.

The baud rate, measured in bits per second (bps), defines transmission speed. This project supports multiple selectable baud rates (300-38400 bps) through a programmable Baud Rate Generator controlled by a 3-bit selector signal (SEL[2:0]). The UART protocol organizes data into frames: 1 start bit (logic '0') + 8 data bits (LSB first, ASCII-encoded) + 0 parity bits + 1 stop bit (logic '1'), totaling 10 bits per character.

Oversampling and Reception Strategy

A critical design challenge is accurately sampling the incoming asynchronous serial data stream. Since the receiver's clock is not synchronized with the transmitter's clock, directly sampling the Rx_D line at the baud rate clock (B_{Clk}) could result in sampling transitions rather than stable bit values. To mitigate this, the receiver employs an oversampling technique, sampling the Rx_D line at eight times the baud rate (B_{Clk}×8).

When the receiver detects the falling edge of the start bit, it waits 4 B_{Clk}×8 clock cycles (half the bit period) to position itself at the center of the start bit. It then continues sampling every 8 B_{Clk}×8 cycles to capture each data bit at its center point, providing robustness against noise, clock drift, and metastability issues.

Structural Design Architecture

The project required strict adherence to structural modeling—all atomic modules such as D flip-flops, multiplexers, comparators, shift registers, and counters were realized using Register Transfer Level (RTL) logic without behavioral constructs or pre-made IP cores. Key components include:

- **Baud Rate Generator:** Cascaded frequency dividers producing selectable baud rates from the 50 MHz system clock
- **Transmitter Module:** 8-bit Transmit Data Register (TDR), 8-bit Transmit Shift Register (TSR), and control FSM

- **Receiver Module:** 8-bit Receive Shift Register (RSR), 8-bit Receive Data Register (RDR), and control FSM
- **UART FSM Controller:** Manages data flow and handshaking between the traffic light controller and UART

The UART interfaces with the system through memory-mapped registers: TDR, RDR, Serial Communications Control Register (SCCR), and Serial Communications Status Register (SCSR). The SCCR contains control bits (TIE, RIE, SEL[2:0]), while the SCSR contains status flags (TDRE, RDRF, OE, FE) providing real-time operational feedback.

The traffic light FSM outputs a 3-bit state encoding signal representing the four main traffic light states. A dedicated UART FSM monitors this encoding and, upon detecting a state transition, initiates transmission of a corresponding 6-character ASCII debug message. The FSM monitors the TDRE status flag to ensure the previous character has been loaded before writing the next character, implementing a handshaking protocol that prevents data loss.


RS-232 Level Conversion and Project Significance

The electrical interface between the FPGA's CMOS logic levels (+3.3V/0V) and the RS-232 serial port standard ($\pm 12V$) requires a MAX232 level-shifter integrated circuit. This device contains charge-pump circuitry that generates the $\pm 12V$ voltages and converts between CMOS and RS-232 levels bidirectionally, preventing signal incompatibility and potential FPGA damage.


This project demonstrates modular system-on-chip design, clock domain crossing, finite state machine coordination, and real-time debugging methodologies. The skills developed—precise timing generation, protocol implementation, modular hierarchical design, and hardware-software interfacing—are directly applicable to embedded systems development and FPGA-based prototyping in industry.

Diagrams | Design Process via ASM Methodology

ASM:



Data Path:




Transmitter ASM

Transmitter Explanation: TSR is a 9 bit register, which loads 0 into its LSB. Whenever it is shifted right, the MSB has a 1 loaded into it. Resetting the TSR loads all 1s into the register. Whenever bits are loaded into TSR, the transmitter sets a TDRE_Flag for a single clock pulse.


Design Equations:

- $D_0 = Q_0 T * DRE + Q_3 * TDRE$
- $D_1 = Q_0 * TDRE' + Q_3 * TDRE'$
- $D_2 = Q_1 + Q_2 * \text{bit_count_zero}'$
- $D_3 = Q_2 * \text{but_count_zero}'$
- LoadTSR = Q_1
- ShR = Q_2
- Bit_load = Q_1
- Bit_dec = Q_2
- TDRE_flag = Q_1
- LoadTDR = load (input signal)



Note: we shift right 9 times to eliminate the start bit, hence why bit_count loads decimal 9.

Receiver ASM

State Equations

$$S_0 = S_1 + S_3 (\text{byte_count} = \text{done})$$

$$S_1 = S_0 \cdot \text{RDRF}$$

$$S_2 = S_0 (\text{state_change_detected}) + S_3 (\text{byte_count} = \text{done})$$

$$S_3 = S_2 \cdot \text{TDRF}$$

$$S_4 = S_3$$

$$S_5 = S_4$$

$$\text{load TDR} = S_4 \cdot (\text{ADDR} = 10)$$

$$\text{clear RDRF} = S_1$$

byte-count < 6

$S_0 \Rightarrow$ Databus Must Read SCSR

$$\Rightarrow \text{ADDR} = 01 \quad \text{R/W} = 1$$

$S_1 \Rightarrow$ Data must Read RDRF

$$\Rightarrow \text{ADDR} = 00 \quad \text{R/W} = 1$$

$S_2 \Rightarrow$ Databus Must Read SCSR

$$\Rightarrow \text{ADDR} = 01 \quad \text{R/W} = 1$$

$S_3 \Rightarrow$ Data bus Must Read CBR




$$\Rightarrow \text{ADDR} = 10 \quad \text{R/W} = 1$$

$S_4 \Rightarrow$ Databus Must write TDR

$$\Rightarrow \text{ADDR} = 00 \quad \text{R/W} = 0$$

Address Decoder Equations

Microcontroller ASM



States	Encoding	Description
S ₀	000	Mr Sr
S ₁	001	Mg Sr
S ₂	010	My Sr
S ₃	011	Mr Sg
S ₄	100	Mr Sg
S ₅	101	Mr Sg

Microcontroller Datapath

Design Explanation

Discussion of Algorithmic Solution

The "Debug Loop" Algorithm

The algorithmic solution for this project introduces a secondary "observer" loop, the UART Debugger, that runs in parallel with the main traffic light logic. Unlike a standard sequential circuit that advances on every clock edge, this algorithm operates on an asynchronous "Request-Acknowledge" basis to ensure data integrity between the fast 50 MHz FPGA logic and the slow 9600 baud serial interface.

The operational algorithm is defined by the following sequential steps:

1. **State Monitoring:** The system continuously monitors the 3-bit state output (S_2, S_1, S_0) from the Traffic Light Controller.
2. **Edge Detection:** To filter out stable states and react only to transitions, a comparison algorithm is used. The current state $\$S(t)\$$ is compared with the registered previous state $S(t-1)$. If $S(t)$ does not equal $S(t-1)$, a single-cycle trigger pulse is generated.
3. **Interrupt Service Simulation:** This trigger acts as a pseudo-interrupt for the UART FSM. Upon receiving the trigger, the FSM resets the internal Byte Counter to zero and enters a "Fetch" state.
4. **Fetch-and-Transmit Loop:** The FSM uses the current traffic state and the byte count to address the Character Byte Register (CBR) lookup table. It retrieves the corresponding ASCII character (e.g., 'M') and asserts the Load signal to the transmitter.
5. **Handshaking:** Crucially, the algorithm prevents buffer overrun by polling the **TDRE** (Transmit Data Register Empty) status flag. The FSM holds the current byte and waits until TDRE returns to logic '1' before incrementing the Byte Counter. This cycle repeats for exactly six bytes (the length of the debug message) before the FSM returns to the IDLE state³.

UART Transmitter Algorithm

The transmitter algorithm is designed to manage the serialization of data while adhering to the timing constraints of the baud rate. As illustrated in the Transmitter ASM diagram, the logic relies on a handshake between the system clock and the baud clock.

1. **Idle/Wait State:** The controller remains in the IDLE state until a Load signal is received from the CPU (UART FSM), and Tx constantly displays ('1') indicating idling at output.
2. **Load State:** Upon receiving the load signal from the microcontroller, the 8-bit data is latched from the data bus into the Transmit Data Register (TDR). The algorithm then loads this data into the 9-bit Transmit Shift Register (TSR), effectively appending the Start Bit (logic '0') to the LSB position. Simultaneously, the Bit Counter is loaded with the frame length (10).
3. **Shift Loop:** The controller enters a transmission loop driven by the Baud Clock (BClk). In every cycle, the TSR performs a right shift, pushing the Start Bit, then the Data Bits, onto the TxD line.
4. **Completion:** The loop continues until the Bit Counter reaches zero (bit_cnt_z), indicating the Stop Bit has been sent. The controller then asserts the TDRE (Transmit Data Register Empty) flag, signaling to the CPU that it is ready to accept a new byte, and returns to the IDLE state.

3.2.2 UART Receiver Algorithm

The receiver algorithm utilizes an oversampling technique to filter noise and synchronize with the asynchronous incoming stream. As detailed in the Receiver ASM diagram, the control logic transitions through six distinct states (S_0 to S_5) using One-Hot encoding:

1. **Start Bit Detection ($S_0 \rightarrow S_1$):** The algorithm waits in state S_0 for the RxD line to drop to logic '0'. Once detected, it transitions to S_1 and loads the Sample Counter.
2. **Alignment ($S_1 \rightarrow S_2$):** In state S_1 , the algorithm counts down 4 clock cycles (half a bit period at $8\times$ oversampling) to align the sampling point with the center of the Start Bit.
3. **Sampling Loop ($S_2 \rightarrow S_3 \rightarrow S_4$):** The system enters a loop where it reads the RxD value (S_2), shifts it into the Receive Shift Register (RSR) (S_3), and decrements the Bit Counter (S_4). This loop repeats 9 times to capture the ASCII character and remove the start bit.
4. **Load and Flag (S_5):** Once the Bit Counter expires, the algorithm transitions to S_5 . Here, it parallel-loads the data from the RSR into the Receive Data Register (RDR) and asserts the RDRF (Receive Data Register Full) flag, alerting the system that valid data is available.

3.2.3 Microcontroller (UART FSM) Algorithm


The UART FSM acts as the central processor, orchestrating the interaction between the traffic light states and the UART datapath. Its algorithm, shown in the Microcontroller ASM diagram, follows a "Fetch-and-Send" cycle:

1. **Event Detection (S_0):** The FSM polls the State_Change_Detector. If a change in the traffic light state ($S_{\text{new}} \neq S_{\text{old}}$) is detected, it proceeds to S_1 and resets the Byte Counter to 0.
2. **Check RDRF ($S_0 \rightarrow S_1$):** Before sending data, the FSM checks the RDRF status flag. This signals the microcontroller to load the contents in the RDR to the databus, then set RDRF back to 0 to show we are ready to read the next byte.
3. **Handshake Verification ($S_0 \rightarrow S_2$):** Before sending data, the FSM checks the TDRE status flag. It loops in state S_1 until TDRE is '1', ensuring the transmitter is idle.
4. **Data Fetch ($S_2 \rightarrow S_3$):** The FSM uses the current traffic state and byte count to address the Character Byte Register (CBR). It retrieves the specific ASCII character for that position in the message string.
5. **Transmission Trigger (S_4):** The FSM executes a write operation via the Address Decoder (Address "00", Write Enable '0'), latching the character into the Transmitter's TDR.
6. **Increment and Loop (S_5):** The Byte Counter is incremented. The algorithm checks if the count has reached 6 (the length of the debug message). If not, it loops back to S_1 to send the next character; otherwise, it returns to S_0 to await the next traffic light transition.

Simulated Results

The results confirmed that the FSM interacted as expected, and they provided strong evidence that the design was correct before moving on to hardware testing.

Simulation 4 | Top Level




Simulation 6 | UART System




Simulation 6 | Transmitter




Simulation 5 | Reciever



Simulation 6 | UART Interface FSM



Simulation 6 | UART FSM Controller




As shown by the top-level entity, our Controller is acting as expected. We transition between all states, as if it were a realistic traffic light, with proper reset functionality and sensor control logic.

As confirmed by the **experimental results**, (the live demo), our theoretical results are confirmed as we received 5/5 marks.

Part 4 | Code

Top Level bdf



For the purpose of this UART Project, our group will not showcase the Traffic Light Logic/VHDL files as it is covered in lab 3 and does not directly relate to the UART functionality.

What matters from the Traffic Light Controller are the current states, encoded in the state variables S2,S1,S0.

State Change Detector

```

1  -- state_change_detector.vhd
2  -- Detects when the traffic light state changes
3  -- Compares current state with previous state (stored in register)
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.ALL;
7
8  ENTITY state_change_detector IS
9    PORT(
10      i_clock : IN STD_LOGIC;
11      i_reset : IN STD_LOGIC;
12      i_current_state : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
13      o_state_changed : OUT STD_LOGIC
14    );
15 END state_change_detector;
16
17 ARCHITECTURE structural OF state_change_detector IS
18
19   COMPONENT register_3bit
20     PORT(
21       i_clock : IN STD_LOGIC;
22       i_reset : IN STD_LOGIC;
23       i_load : IN STD_LOGIC;
24       i_data : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
25       o_data : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
26     );
27   END COMPONENT;
28
29   COMPONENT comparator_3bit
30     PORT(
31       i_A : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
32       i_B : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
33       o_not_equal : OUT STD_LOGIC
34     );
35   END COMPONENT;
36
37   SIGNAL s_prev_state : STD_LOGIC_VECTOR(2 DOWNTO 0);
38
39 BEGIN
40
41   -- Store previous state (always enabled)
42   prev_state_reg: register_3bit
43   PORT MAP(
44     i_clock => i_clock,
45     i_reset => i_reset,
46     i_load => '1', -- Always store current state
47     i_data => i_current_state,
48     o_data => s_prev_state
49   );
50
51   -- Compare current with previous
52   state_comparator: comparator_3bit
53   PORT MAP(
54     i_A => i_current_state,
55     i_B => s_prev_state,
56     o_not_equal => o_state_changed
57   );
58
59 END structural;

```

State Register

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY state_register IS
5    PORT(
6      i_clock : IN STD_LOGIC;
7      i_reset : IN STD_LOGIC;
8      i_S0_next : IN STD_LOGIC;
9      i_S1_next : IN STD_LOGIC;
10     i_S2_next : IN STD_LOGIC;
11     i_S3_next : IN STD_LOGIC;
12     i_S4_next : IN STD_LOGIC;
13     i_S5_next : IN STD_LOGIC;
14     i_S6_next : IN STD_LOGIC; -- NEW STATE 6 (Receive)
15     o_S0 : OUT STD_LOGIC;
16     o_S1 : OUT STD_LOGIC;
17     o_S2 : OUT STD_LOGIC;
18     o_S3 : OUT STD_LOGIC;
19     o_S4 : OUT STD_LOGIC;
20     o_S5 : OUT STD_LOGIC;
21     o_S6 : OUT STD_LOGIC -- NEW STATE 6
22   );
23 END state_register;
24
25 ARCHITECTURE structural OF state_register IS
26
27   COMPONENT dff_setl
28     PORT(D, clk, reset : IN STD_LOGIC; Q : OUT STD_LOGIC);
29   END COMPONENT;
30
31   COMPONENT dff_reset0
32     PORT(D, clk, reset : IN STD_LOGIC; Q : OUT STD_LOGIC);
33   END COMPONENT;
34
35 BEGIN
36   -- S0: Initial state (1 on reset)
37   dff_s0: dff_setl PORT MAP(D => i_S0_next, clk => i_clock, reset => i_reset, Q => o_S0);
38
39   -- S1-S6: Reset to 0
40   dff_s1: dff_reset0 PORT MAP(D => i_S1_next, clk => i_clock, reset => i_reset, Q => o_S1);
41   dff_s2: dff_reset0 PORT MAP(D => i_S2_next, clk => i_clock, reset => i_reset, Q => o_S2);
42   dff_s3: dff_reset0 PORT MAP(D => i_S3_next, clk => i_clock, reset => i_reset, Q => o_S3);
43   dff_s4: dff_reset0 PORT MAP(D => i_S4_next, clk => i_clock, reset => i_reset, Q => o_S4);
44   dff_s5: dff_reset0 PORT MAP(D => i_S5_next, clk => i_clock, reset => i_reset, Q => o_S5);
45   dff_s6: dff_reset0 PORT MAP(D => i_S6_next, clk => i_clock, reset => i_reset, Q => o_S6);
46
47 END structural;

```


8 Bit Register

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity Register_8_bit is
5    Port (
6      GReset : in STD_LOGIC;           -- Global reset (active high)
7      clk   : in STD_LOGIC;           -- Clock signal
8      load  : in STD_LOGIC;           -- Load enable signal
9      data_in : in STD_LOGIC_VECTOR(7 downto 0); -- 8-bit input data
10     data_out : out STD_LOGIC_VECTOR(7 downto 0); -- 8-bit output data
11   );
12 end Register_8_bit;
13
14 architecture structural of Register_8_bit is
15   -- Component declaration for D flip-flop
16   component DFF_reset0 is
17     port(
18       D   : in STD_LOGIC;
19       clk : in STD_LOGIC;
20       reset : in STD_LOGIC;
21       Q   : out STD_LOGIC
22     );
23   end component;
24
25   -- Internal signals
26   signal reg   : STD_LOGIC_VECTOR(7 downto 0);
27   signal reg_d : STD_LOGIC_VECTOR(7 downto 0);
28   signal load_n : STD_LOGIC;
29
30 begin
31   -- Output assignment
32   data_out <= reg;
33
34   -- Generate NOT gate for load signal
35   load_n <= not load;
36
37   -- Generate 8 flip-flops with 2-input mux logic
38   gen_register: for i in 0 to 7 generate
39     -- Mux logic: reg_d(i) = (load AND data_in(i)) OR (load_n AND reg(i))
40     -- If load=1, select data_in(i); if load=0, select reg(i) (hold)
41     reg_d(i) <= (load and data_in(i)) or (load_n and reg(i));
42
43     -- Instantiate flip-flop
44     ff_inst: DFF_reset0
45       port map(
46         D   => reg_d(i),
47         clk  => clk,
48         reset => GReset,
49         Q   => reg(i)
50       );
51   end generate;
52
53 end structural;

```

UART Interface FSM BDF



UART_FSM_Controller

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY UART_FSM_Controller IS
5    PORT(
6      i_clock          : IN STD_LOGIC;
7      i_reset          : IN STD_LOGIC;
8      i_RDRF           : IN STD_LOGIC;
9      i_TDRE           : IN STD_LOGIC;
10     i_state_changed  : IN STD_LOGIC;
11     i_byte_count_done : IN STD_LOGIC;
12     o_ADDR            : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
13     o_load_TDR        : OUT STD_LOGIC;
14     o_byte_count_load : OUT STD_LOGIC;
15     o_byte_count_inc  : OUT STD_LOGIC;
16     -- Debug
17     o_debug_S0, o_debug_S1, o_debug_S2 : OUT STD_LOGIC;
18     o_debug_S3, o_debug_S4, o_debug_S5, o_debug_S6 : OUT STD_LOGIC
19   );
20 END UART_FSM_Controller;
21
22 ARCHITECTURE structural OF UART_FSM_Controller IS
23   COMPONENT state_register
24     PORT(
25       i_clock, i_reset : IN STD_LOGIC;
26       i_S0_next, i_S1_next, i_S2_next, i_S3_next, i_S4_next, i_S5_next, i_S6_next : IN
27         STD_LOGIC;
28       o_S0, o_S1, o_S2, o_S3, o_S4, o_S5, o_S6 : OUT STD_LOGIC
29     );
30   END COMPONENT;
31
32   COMPONENT next_state_logic
33     PORT(
34       i_S0, i_S1, i_S2, i_S3, i_S4, i_S5, i_S6 : IN STD_LOGIC;
35       i_RDRF, i_TDRE, i_state_changed, i_byte_count_done : IN STD_LOGIC;
36       o_S0_next, o_S1_next, o_S2_next, o_S3_next, o_S4_next, o_S5_next, o_S6_next : OUT
37         STD_LOGIC
38     );
39   END COMPONENT;
40
41   COMPONENT output_logic
42     PORT(
43       i_S0, i_S1, i_S2, i_S3, i_S4, i_S5, i_S6 : IN STD_LOGIC;
44       o_ADDR : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
45       o_load_TDR, o_byte_count_load, o_byte_count_inc : OUT STD_LOGIC
46     );
47   END COMPONENT;
48
49   SIGNAL s0, s1, s2, s3, s4, s5, s6 : STD_LOGIC;
50   SIGNAL n0, n1, n2, n3, n4, n5, n6 : STD_LOGIC;
51
52 BEGIN
53   U_Reg : state_register PORT MAP(
54     i_clock => i_clock, i_reset => i_reset,
55     i_S0_next => n0, i_S1_next => n1, i_S2_next => n2, i_S3_next => n3, i_S4_next => n4,
56     i_S5_next => n5, i_S6_next => n6,
57     o_S0 => s0, o_S1 => s1, o_S2 => s2, o_S3 => s3, o_S4 => s4, o_S5 => s5, o_S6 => s6
58   );
59
60   U_Next : next_state_logic PORT MAP(
61     i_S0 => s0, i_S1 => s1, i_S2 => s2, i_S3 => s3, i_S4 => s4, i_S5 => s5, i_S6 => s6,
62     i_RDRF => i_RDRF, i_TDRE => i_TDRE, i_state_changed => i_state_changed,
63     i_byte_count_done => i_byte_count_done,
64     o_S0_next => n0, o_S1_next => n1, o_S2_next => n2, o_S3_next => n3, o_S4_next => n4,
65     o_S5_next => n5, o_S6_next => n6
66   );
67
68   U_Out : output_logic PORT MAP(
69     i_S0 => s0, i_S1 => s1, i_S2 => s2, i_S3 => s3, i_S4 => s4, i_S5 => s5, i_S6 => s6,
70     o_ADDR => o_ADDR, o_load_TDR => o_load_TDR, o_byte_count_load => o_byte_count_load,
71     o_byte_count_inc => o_byte_count_inc
72   );
73
74   o_debug_S0 <= s0; o_debug_S1 <= s1; o_debug_S2 <= s2; o_debug_S3 <= s3;
75   o_debug_S4 <= s4; o_debug_S5 <= s5; o_debug_S6 <= s6;
76
77 END structural;

```

SHR 9bit Register

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity SHR_Register_9_Bit is
6    port(
7      ShR      : in  std_logic;
8      load     : in  std_logic;
9      GReset   : in  std_logic;
10     clk      : in  std_logic;
11     data     : in  std_logic_vector(7 downto 0);
12     data_out : out std_logic;
13     TSR_debug: out std_logic_vector(8 downto 0)
14   );
15 end entity;
16
17 architecture structural of SHR_Register_9_Bit is
18   -- Component declaration for D flip-flop with active-high async reset to '0'
19   component DFF_reset0 is
20     port(
21       clk      : in  std_logic;
22       reset   : in  std_logic;
23       d       : in  std_logic;
24       q       : out std_logic
25     );
26   end component;
27
28   -- Internal signals
29   signal reg_q      : std_logic_vector(8 downto 0);
30   signal reg_d      : std_logic_vector(8 downto 0);
31   signal load_n     : std_logic;
32   signal ShR_n      : std_logic;
33
34   signal load_select : std_logic_vector(8 downto 0);
35   signal shift_select: std_logic_vector(8 downto 0);
36   signal hold_select : std_logic_vector(8 downto 0);
37   signal shift_in   : std_logic_vector(8 downto 0);
38
39 begin
40   -- Output assignments
41   data_out <= reg_q(0);
42   TSR_debug <= reg_q;
43
44   -- Generate NOT gates for control signals
45   load_n <= not load;
46   ShR_n <= not ShR;
47
48   -- Shift data preparation (for bit i, shift_in is bit i+1, except MSB gets '1')
49   shift_in(8) <= '1';
50   shift_in(7 downto 0) <= reg_q(8 downto 1);
51
52   -- Generate multiplexer logic for each bit
53   gen_mux: for i in 0 to 8 generate
54     -- 3-input priority mux: load > shift > hold
55     -- load_select(i) = load
56     -- shift_select(i) = (not load) AND ShR
57     -- hold_select(i) = (not load) AND (not ShR)
58
59     load_select(i) <= load;
60     shift_select(i) <= load_n and ShR;
61     hold_select(i) <= load_n and ShR_n;
62
63     -- Mux output: (load_sel AND load_data) OR (shift_sel AND shift_data) OR (hold_sel
64     AND hold_data)
65     gen_bit_low: if i = 0 generate
66       reg_d(i) <= (load_select(i) and '0') or
67       (shift_select(i) and shift_in(i)) or
68       (hold_select(i) and reg_q(i));
69     end generate;
70
71     gen_bit_high: if i >= 1 and i <= 7 generate
72       reg_d(i) <= (load_select(i) and data(i-1)) or
73       (shift_select(i) and shift_in(i)) or
74       (hold_select(i) and reg_q(i));
75     end generate;
76
77     gen_bit_msb: if i = 8 generate
78       reg_d(i) <= (load_select(i) and data(7)) or
79       (shift_select(i) and shift_in(i)) or
80       (hold_select(i) and reg_q(i));
81     end generate;
82
83   -- Instantiate flip-flop
84   -- Note: DFF_reset0 resets to '0', but we need reset to '1'
85   -- You may need to use DFF_reset1 or add inverter logic
86   ff_inst: DFF_reset0
87     port map(
88       clk      => clk,
89       reset   => GReset,
90       d       => reg_d(i),
91       q       => reg_q(i)
92     );
93   end generate;
94 end architecture structural;

```

RSR 8bit

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity RSR_8bit is
5      Port (
6          clk      : in STD_LOGIC;
7          reset    : in STD_LOGIC;
8          RxD      : in STD_LOGIC;
9          RSR_load : in STD_LOGIC;
10         shift_R  : in STD_LOGIC;           -- Back to shift_R
11         RSR_out  : out STD_LOGIC_VECTOR {7 downto 0}
12     );
13 end RSR_8bit;
14
15 architecture Structural of RSR_8bit is
16     component dFF_reset0
17     Port (
18         D      : in STD_LOGIC;
19         clk   : in STD_LOGIC;
20         reset : in STD_LOGIC;
21         Q      : out STD_LOGIC
22     );
23 end component;
24
25 signal Q : STD_LOGIC_VECTOR {7 downto 0};
26 signal D : STD_LOGIC_VECTOR {7 downto 0};
27
28 begin
29     -- Generate 8 D flip-flops
30     gen_ffs: for i in 0 to 7 generate
31         dff_i: dFF_reset0 port map (
32             D      => D(i),
33             clk   => clk,
34             reset => reset,
35             Q      => Q(i)
36         );
37     end generate;
38
39     -- SHIFT RIGHT: Sample into bit 7, shift down toward bit 0
40
41     -- Bit 7 (MSB): Load from RxD or shift in 0
42     D(7) <= RxD when RSR_load = '1' else
43             '0' when shift_R = '1' else
44             Q(7);
45
46     -- Bits 1-6: Shift in from next higher bit
47     D(6) <= Q(7) when shift_R = '1' else Q(6);
48     D(5) <= Q(6) when shift_R = '1' else Q(5);
49     D(4) <= Q(5) when shift_R = '1' else Q(4);
50     D(3) <= Q(4) when shift_R = '1' else Q(3);
51     D(2) <= Q(3) when shift_R = '1' else Q(2);
52     D(1) <= Q(2) when shift_R = '1' else Q(1);
53
54     -- Bit 0 (LSB): Shift in from bit 1 or hold
55     D(0) <= Q(1) when shift_R = '1' else Q(0);
56
57     RSR_out <= Q;
58
59 end Structural;

```

CBRC

```

1  -- CBRC.vhd (Character Byte Register Counter)
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4
5  ENTITY CBRC IS
6      PORT(
7          i_clock      : IN STD_LOGIC;
8          i_reset      : IN STD_LOGIC;
9          i_load       : IN STD_LOGIC; -- Load initial value (0)
10         i_enable     : IN STD_LOGIC; -- Enable increment
11         o_count      : OUT STD_LOGIC_VECTOR(2 DOWNTO 0); -- Current count
12         o_count_done : OUT STD_LOGIC -- '1' when count = 6 (done)
13     );
14 END CBRC;
15
16 ARCHITECTURE structural OF CBRC IS
17     -- Component declaration for up_counter
18     COMPONENT up_counter
19         GENERIC(
20             n : INTEGER := 3
21         );
22         PORT(
23             i_clock : IN STD_LOGIC;
24             i_reset : IN STD_LOGIC;
25             i_load  : IN STD_LOGIC;
26             i_enable : IN STD_LOGIC;
27             i_count : IN STD_LOGIC_VECTOR(n-1 DOWNTO 0);
28             o_count : OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0)
29         );
30     END COMPONENT;
31
32     SIGNAL s_count : STD_LOGIC_VECTOR(2 DOWNTO 0);
33
34 BEGIN
35     -- Instantiate the 3-bit up counter
36     byte_counter: up_counter
37         GENERIC MAP(
38             n => 3 -- 3-bit counter (0-7 range, we use 0-5)
39         );
40         PORT MAP(
41             i_clock => i_clock,
42             i_reset => i_reset,
43             i_load  => i_load,
44             i_enable => i_enable,
45             i_count  => "000",      -- Load value = 0 (start from beginning)
46             o_count  => s_count
47         );
48
49     -- Output the count
50     o_count <= s_count;
51
52     -- Generate done flag
53     -- When count = "110" (6), all 6 bytes have been sent (0,1,2,3,4,5)
54     o_count_done <= '1' WHEN s_count = "110" ELSE '0';
55
56 END structural;

```


CBR

```

1  -- CBR.vhd (Character Byte Register)
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4
5  ENTITY CBR IS
6      PORT(
7          i_state       : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- Lab 3 state (3 bits)
8          i_byte_count  : IN STD_LOGIC_VECTOR(2 DOWNTO 0); -- Which byte to output (0-5)
9          o_char        : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- ASCII character output
10     );
11 END CBR;
12
13 ARCHITECTURE structural OF CBR IS
14     -- Component declarations
15     COMPONENT mux8to1_8bit
16         PORT(
17             i_sel       : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
18             i_d0        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
19             i_d1        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
20             i_d2        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
21             i_d3        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
22             i_d4        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
23             i_d5        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
24             i_d6        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
25             i_d7        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
26             o_q         : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
27         );
28     END COMPONENT;
29
30     COMPONENT mux6to1_8bit
31         PORT(
32             i_sel       : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
33             i_d0        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
34             i_d1        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
35             i_d2        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
36             i_d3        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
37             i_d4        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
38             i_d5        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
39             i_d6        : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
40             o_q         : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
41         );
42     END COMPONENT;
43
44     -- Fixed byte constants
45     CONSTANT BYTE_0_M    : STD_LOGIC_VECTOR(7 DOWNTO 0) := x"4D"; -- 'M'
46     CONSTANT BYTE_2_SPACE : STD_LOGIC_VECTOR(7 DOWNTO 0) := x"20"; -- ' '
47     CONSTANT BYTE_3_S    : STD_LOGIC_VECTOR(7 DOWNTO 0) := x"53"; -- 'S'
48     CONSTANT BYTE_5_CR   : STD_LOGIC_VECTOR(7 DOWNTO 0) := x"0D"; -- '\r'
49
50     -- Variable byte signals (outputs from muxes)
51     SIGNAL s_byte_1_variable : STD_LOGIC_VECTOR(7 DOWNTO 0); -- g/y/z
52     SIGNAL s_byte_4_variable : STD_LOGIC_VECTOR(7 DOWNTO 0); -- z/z/g/y
53
54     -- Mux select signals from state
55     SIGNAL sel : STD_LOGIC_VECTOR(2 DOWNTO 0); -- For mux
56
57
58 BEGIN
59     -- Extract mux selects from state bits
60     -- Based on your design: y1y0 and y2y0
61     sel <= i_state(2 DOWNTO 0); -- Use bits [2:0] for first mux
62
63
64     -- First 4:1 MUX for Byte 1 (second character: g/y/z)
65     -- y1y0: 00=>R'(72), 01=>G'(67), 10=>Y'(79), 11=>R'(72)
66     mux_byte1: mux8to1_8bit
67         PORT MAP(
68             i_sel => sel,
69             i_d0 => x"67", -- 'r' for 000
70             i_d1 => x"67", -- 'g' for 001
71             i_d2 => x"79", -- 'y' for 010
72             i_d3 => x"72", -- 'r' for 011
73             i_d4 => x"72", -- 'r' for 100
74             i_d5 => x"72", -- 'r' for 100
75             i_d6 => x"00",
76             i_d7 => x"00",
77             o_q  => s_byte_1_variable
78         );
79
80     -- Second 4:1 MUX for Byte 4 (fifth character: r/z/g/y)
81     -- y2y0: 00=>R'(72), 01=>R'(72), 10=>G'(67), 11=>Y'(79)
82     mux_byte4: mux8to1_8bit
83         PORT MAP(
84             i_sel => sel,
85             i_d0 => x"72", -- 'r' for 000
86             i_d1 => x"72", -- 'r' for 001
87             i_d2 => x"67", -- 'g' for 010
88             i_d3 => x"67", -- 'g' for 011
89             i_d4 => x"67", -- 'y' for 100
90             i_d5 => x"79",
91             i_d6 => x"00",
92             i_d7 => x"00",
93             o_q  => s_byte_4_variable
94         );
95
96     -- Final 6:1 MUX selects which byte based on byte_count
97     mux_byte_select: mux6to1_8bit
98         PORT MAP(
99             i_sel => l_byte_count,
100            i_d0  => BYTE_0_M,           -- Byte 0: 'M'
101            i_d1  => BYTE_0_M,           -- Byte 0: 'M'
102            i_d2  => s_byte_1_variable, -- Byte 1: variable (g/y/z)
103            i_d3  => BYTE_2_SPACE,      -- Byte 2: ' '
104            i_d4  => BYTE_3_S,          -- Byte 3: 'S'
105            i_d5  => s_byte_4_variable, -- Byte 4: variable (r/z/g/y)
106            i_d6  => BYTE_5_CR,          -- Byte 5: '\r'
107            o_q   => o_char
108        );
109
110 END structural;

```

Uart System



Baud Rate Generator

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity BaudRateGenerator is
5    port(
6      clk : in std_logic; -- system clock
7      reset : in std logic;
8      sel : in std logic vector(2 downto 0);
9      BC1k : out std_logic;
10     BC1kx8 : out std_logic
11   );
12 end BaudRateGenerator;
13
14 architecture Structural of BaudRateGenerator is
15
16  signal clk_41_out : std logic;
17  signal count_lines : std logic_vector(7 downto 0);
18  signal mux_out : std logic;
19
20  -- Components
21  component clock_div_41
22    Port ( clk_in, reset : in STD LOGIC; clk_out : out STD LOGIC );
23  end component;
24
25  component counter_8_bit
26    Port ( clk, reset : in STD LOGIC; q : out STD LOGIC VECTOR(7 downto 0) );
27  end component;
28
29  component mux_8tol
30    Port ( sel : in STD LOGIC VECTOR(2 downto 0); data : in STD LOGIC VECTOR(7 downto 0
31    ); y : out STD LOGIC );
32  end component;
33
34  component clock_div_8
35    Port ( clk_in, reset : in STD LOGIC; clk_out : out STD LOGIC );
36  end component;
37
38 begin
39  -- 1. Divide by 41
40  U_Div41 : clock_div_41
41    port map(
42      clk_in => clk,
43      reset => reset,
44      clk_out => clk_41_out
45    );
46
47  -- 2. The 8-bit Counter (Source of 8 frequencies)
48  U_Counter : counter_8_bit
49    port map (
50      clk => clk_41_out,
51      reset => reset,
52      q => count_lines
53    );
54
55  -- 3. The Multiplexer (Selects the baud rate)
56  U_Mux : mux_8tol
57    port map (
58      sel => sel,
59      data => count_lines,
60      y => mux_out
61    );
62
63  -- 4. The Final Divider (BC1kx8 -> BC1k)
64  U_Div8 : clock_div_8
65    port map (
66      clk_in => mux_out,
67      reset => reset,
68      clk_out => BC1k
69    );
70
71  BC1kx8 <= mux_out;
72
73
74 end Structural;

```

Address Decider

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY address_decoder IS
5    PORT(
6      i_ADDR      : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
7      i_RW        : IN STD_LOGIC; -- i=Read, 0=Write
8
9      -- Inputs for READ MUX
10     i_RDR       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
11     i_SCSR      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
12     i_CBR       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
13     i_SCCR      : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
14
15     -- Outputs
16     o_databus_read : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
17     o_TDR_write   : OUT STD_LOGIC; -- Write to TDR
18
19     -- *** NEW OUTPUTS ***
20     o_clear_RDRF : OUT STD_LOGIC; -- Reset RDRF status
21     o_SCCR_write : OUT STD_LOGIC -- Write enable for SCCR
22   );
23 END address_decoder;
24
25 ARCHITECTURE structural OF address_decoder IS
26   COMPONENT mux4to1_8bit
27     PORT(
28       i_sel      : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
29       i_d0       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
30       i_d1       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
31       i_d2       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
32       i_d3       : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
33       o_q        : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
34     );
35   END COMPONENT;
36
37 BEGIN
38   -- READ MUX
39   read_mux: mux4to1_8bit
40     PORT MAP(
41       i_sel => i_ADDR,
42       i_d0  => i_RDR,  -- 00
43       i_d1  => i_SCSR, -- 01
44       i_d2  => i_CBR,  -- 10
45       i_d3  => i_SCCR, -- 11
46       o_q   => o_databus_read
47     );
48
49   -- WRITE ENABLE for TDR (Addr 00, Write)
50   o_TDR_write <= '1' WHEN (i_ADDR = "00" AND i_RW = '0') ELSE '0';
51
52   -- CLEAR ENABLE for RDRF (Addr 00, Read)
53   -- This tells SCSR to set RDRF=0 because CPU read the data
54   o_clear_RDRF <= '1' WHEN (i_ADDR = "00" AND i_RW = '1') ELSE '0';
55
56   -- WRITE ENABLE for SCCR (Addr 11, Write)
57   -- This tells SCCR to load the new config
58   o_SCCR_write <= '1' WHEN (i_ADDR = "11" AND i_RW = '0') ELSE '0';
59
60 END structural;

```

SCCR

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY SCCR IS
5    PORT(
6      i_clock : IN STD_LOGIC;
7      i_reset : IN STD_LOGIC;
8      i_in : IN STD_LOGIC; -- Acts as Load / Write Enable
9      i_SEL : IN STD_LOGIC; -- Acts as ACTIVE (1 DOWNTO 0)
10     o_SCCR : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
11     o_SEL : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
12   );
13 END SCCR;
14
15 ARCHITECTURE structural OF SCCR IS
16   COMPONENT dFF_reset0
17     PORT(
18       D : IN STD_LOGIC;
19       clk : IN STD_LOGIC;
20       reset : IN STD_LOGIC;
21       Q : OUT STD_LOGIC
22     );
23   END COMPONENT;
24
25   SIGNAL s_SCCR : STD_LOGIC_VECTOR(7 DOWNTO 0);
26
27   -- Intermediate signals for mux logic
28   SIGNAL s_d2, s_dl, s_d0 : STD_LOGIC;
29
30   -- NOT of control signals
31   SIGNAL i_in_n : STD_LOGIC;
32   SIGNAL i_SEL_n : STD_LOGIC;
33
34   -- Select signals for each mux path
35   SIGNAL load_and_sel : STD_LOGIC; -- i_in AND i_SEL
36   SIGNAL load_and_sel_n : STD_LOGIC; -- i_in AND (NOT i_SEL)
37   SIGNAL hold : STD_LOGIC; -- NOT i_in
38
39 BEGIN
40
41   -- Generate NOT gates for control signals
42   i_in_n <= not i_in;
43   i_SEL_n <= not i_SEL;
44
45   -- Generate select signals for multiplexers
46   load_and_sel <= i_in AND i_SEL;           -- Load from s_SCCR
47   load_and_sel_n <= i_in AND i_SEL_n;        -- Load '1'
48   hold <= i_in_n;                          -- Hold current value
49
50   -- BIT 7-3: Unused (tied to 0)
51   -- These bits always output 0
52   s_SCCR(7) <= '0';
53   s_SCCR(6) <= '0';
54   s_SCCR(5) <= '0';
55   s_SCCR(4) <= '0';
56   s_SCCR(3) <= '0';
57
58   -----
59   -- BIT 2 Logic
60   -- If load(i_in) is 1, take Input(i_SEL). Else, keep Current(s_SCCR).
61   -----
62   -- s_d2 = (load_and_sel AND s_SCCR(2)) OR (load_and_sel_n AND '1') OR (hold AND
63
64   s_SCCR(2));
65   -- Simplified: s_d2 = (load_and_sel AND s_SCCR(2)) OR load_and_sel_n OR (hold AND
66   s_SCCR(2));
67   -- Further: s_d2 = ((load_and_sel OR hold) AND s_SCCR(2)) OR load_and_sel_n
68
69   s_d2 <= (load_and_sel AND s_SCCR(2)) OR load_and_sel_n OR (hold AND s_SCCR(2));
70
71   dff_bit2: dFF_reset0
72     PORT MAP(
73       D      => s_d2,
74       clk   => i_clock,
75       reset => i_reset,
76       Q      => s_SCCR(2)
77     );
78
79   -----  

80   -- BIT 1 Logic
81   -----
82   s_dl <= (load_and_sel AND s_SCCR(1)) OR load_and_sel_n OR (hold AND s_SCCR(1));
83
84   dff_bit1: dFF_reset0
85     PORT MAP(
86       D      => s_dl,
87       clk   => i_clock,
88       reset => i_reset,
89       Q      => s_SCCR(1)
90     );
91
92   -----  

93   -- BIT 0 Logic
94   -----
95   s_d0 <= (load_and_sel AND s_SCCR(0)) OR load_and_sel_n OR (hold AND s_SCCR(0));
96
97   dff_bit0: dFF_reset0
98     PORT MAP(
99       D      => s_d0,
100      clk  => i_clock,
101      reset => i_reset,
102      Q      => s_SCCR(0)
103    );
104
105   -----  

106   -- Output Assignments
107   -----
108   o_SCCR <= s_SCCR;
109   o_SEL <= s_SCCR(7 DOWNTO 0);
110
111 END structural;

```

SCSR

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY SCSR IS
5    PORT(
6      i_clock : IN STD_LOGIC;
7      i_reset : IN STD_LOGIC;
8      i_setTDR : IN STD_LOGIC; -- Comes from Slow Transmitter
9      i_clearTDR : IN STD_LOGIC; -- Comes from Fast CPU
10     i_setRDRF : IN STD_LOGIC; -- Comes from Slow Receiver
11     i_clearRDRF : IN STD_LOGIC; -- Comes from Fast CPU
12     i_OE : IN STD_LOGIC;
13     i_FE : IN STD_LOGIC;
14     o_SCSR : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
15   );
16 END SCSR;
17
18 ARCHITECTURE structural OF SCSR IS
19   COMPONENT dff reset0
20     PORT(
21       D : IN STD_LOGIC;
22       clk : IN STD_LOGIC;
23       reset : IN STD_LOGIC;
24       Q : OUT STD_LOGIC
25     );
26   END COMPONENT;
27
28   COMPONENT dff_set1
29     PORT(
30       D : IN STD_LOGIC;
31       cik : IN STD_LOGIC;
32       reset : IN STD_LOGIC;
33       Q : OUT STD_LOGIC
34     );
35   END COMPONENT;
36   -- Inputs to the Status Bit Flip-Flops
37   SIGNAL s_TDR : STD_LOGIC;
38   SIGNAL s_RDRF : STD_LOGIC;
39
40   -- Current Status Bit Values
41   SIGNAL s_TDR : STD_LOGIC;
42   SIGNAL s_RDRF : STD_LOGIC;
43
44   -- Edge Detection Signals
45   SIGNAL s_TDR_delayed : STD_LOGIC;
46   SIGNAL s_setTDR_edge : STD_LOGIC; -- The "Clean" Pulse
47
48   SIGNAL s_RDRF_delayed : STD_LOGIC;
49   SIGNAL s_setRDRF_edge : STD_LOGIC; -- The "Clean" Pulse
50
51   SIGNAL o_SCSR : STD_LOGIC_VECTOR(7 DOWNTO 0);
52
53 BEGIN
54
55   -----
56   -- EDGE DETECTION LOGIC (The Fix)
57   -----
58   -- 1. Delay the input by 1 clock cycle using a Flip-Flop
59   dff_edge_tdr : dff_reset0
60   PORT MAP(D => i_setTDR, clk => i_clock, reset => i_reset, Q => s_TDR_delayed);
61
62   -- 2. Create a pulse ONLY when Input is 1 AND Delayed Input is 0 (Rising Edge)
63   s_setTDR_edge <= i_setTDR AND (not s_TDR_delayed);
64
65   --
66   -- Repeat for Receiver (because it is also slower than SysClk)
67   dff_edge_rdrf : dff_reset0
68   PORT MAP(D => i_setRDRF, clk => i_clock, reset => i_reset, Q => s_RDRF_delayed);
69
70   s_setRDRF_edge <= i_setRDRF AND (not s_RDRF_delayed);
71
72   -----
73   -- STATUS BIT LOGIC
74   -----
75
76   -- TDR Logic (Bit 7)
77   -- Use the EDGE signal (s_setTDR_edge) instead of the raw input
78   s_TDR input <> '0' WHEN i_clearTDR = '1' ELSE
79     '1' WHEN s_setTDR edge = '1' ELSE -- ---- FIXED HERE
80     s_TDR;
81
82   -- RDRF Logic (Bit 6)
83   -- Use the EDGE signal (s_setRDRF_edge) instead of the raw input
84   s_RDRF input <> '0' WHEN i_clearRDRF = '1' ELSE
85     '1' WHEN s_setRDRF_edge = '1' ELSE -- ---- FIXED HERE
86     s_RDRF;
87
88   -- Bit 7 Flip-Flop
89   dff_bit7 : dff_set1
90   PORT MAP(D => s_TDR input, clk => i_clock, reset => i_reset, Q => s_TDR);
91
92   -- Bit 6 Flip-Flop
93   dff_bit6 : dff_set1
94   PORT MAP(D => s_RDRF input, clk => i_clock, reset => i_reset, Q => s_RDRF);
95
96   -- Bits 5-2: Unused
97   s_SCSR(5) <- '0';
98   s_SCSR(4) <- '0';
99   s_SCSR(3) <- '0';
100  s_SCSR(2) <- '0';
101
102  -- Bit 1: OE
103  dff_bit1 : dff_reset0
104  PORT MAP(D => i_OE, clk => i_clock, reset => i_reset, Q => s_SCSR(1));
105
106  -- Bit 0: FE
107  dff_bit0 : dff_reset0
108  PORT MAP(D => i_FE, clk => i_clock, reset => i_reset, Q => s_SCSR(0));
109
110  o_SCSR <- s_SCSR;
111
112
113 END structural;

```

Uart Reciever

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity uart_receiver is
5    Port (
6      clk : in STD_LOGIC;
7      reset : in STD_LOGIC;
8      Rx : in STD_LOGIC;
9      RDR : out STD_LOGIC_VECTOR(7 downto 0);
10     RDRF : out STD_LOGIC; -- Now a Pulse, not a latch
11
12    -- Debug outputs
13    RSR_debug : out STD_LOGIC_VECTOR(7 downto 0);
14    S0_debug : out STD_LOGIC;
15    S1_debug : out STD_LOGIC;
16    S2_debug : out STD_LOGIC;
17    S3_debug : out STD_LOGIC;
18    S4_debug : out STD_LOGIC;
19    S5_debug : out STD_LOGIC
20  );
21 end uart_receiver;
22
23 architecture Structural of uart_receiver is
24
25  component receiver_control_path
26    Port (
27      clk : in STD_LOGIC;
28      reset : in STD_LOGIC;
29      Rx : in STD_LOGIC;
30      sample_zero : in STD_LOGIC;
31      bit_zero : in STD_LOGIC;
32      new_zero : in STD_LOGIC;
33      sample_load : out STD_LOGIC;
34      sample_dec : out STD_LOGIC;
35      bit_load : out STD_LOGIC;
36      bit_dec : out STD_LOGIC;
37      new_load : out STD_LOGIC;
38      new_dec : out STD_LOGIC;
39      RSR_load : out STD_LOGIC;
40      shift_R : out STD_LOGIC;
41      load_RDR : out STD_LOGIC;
42      set_RDRF : out STD_LOGIC;
43
44      -- Debug: State outputs
45      S0_out : out STD_LOGIC;
46      S1_out : out STD_LOGIC;
47      S2_out : out STD_LOGIC;
48      S3_out : out STD_LOGIC;
49      S4_out : out STD_LOGIC;
50      S5_out : out STD_LOGIC
51    );
52  end component;
53
54  component down_counter
55    generic (
56      WIDTH : integer;
57      LOAD_VALUE : integer
58    );
59    Port (
60      clk : in STD_LOGIC;
61      reset : in STD_LOGIC;
62      load : in STD_LOGIC;
63
64      new_dec => new_dec,
65      RSR_load => RSR_load,
66      shift_R => shift_R,
67      load_RDR => load_RDR,
68      set_RDRF => set_RDRF,
69
70      S0_out => S0_debug,
71      S1_out => S1_debug,
72      S2_out => S2_debug,
73      S3_out => S3_debug,
74      S4_out => S4_debug,
75      S5_out => S5_debug
76    );
77
78    sample_counter: down_counter
79    generic map (WIDTH => 4, LOAD_VALUE => 3)
80    port map (
81      clk => clk, reset => reset,
82      load => sample_load, dec => sample_dec,
83      count => sample_count, zero => sample_zero
84    );
85
86    bit_counter: down_counter
87    generic map (WIDTH => 4, LOAD_VALUE => 8)
88    port map (
89      clk => clk, reset => reset,
90      load => bit_load, dec => bit_dec,
91      count => bit_count, zero => bit_zero
92    );
93
94    new_counter: down_counter
95    generic map (WIDTH => 3, LOAD_VALUE => 6)
96    port map (
97      clk => clk, reset => reset,
98      load => new_load, dec => new_dec,
99      count => new_count, zero => new_zero
100   );
101
102   shift_register: RSR_Shift port map (
103     clk => clk,
104     reset => reset,
105     RxD => Rx,
106     RSR_load => RSR_load,
107     shift_R => shift_R,
108     RSR_out => RSR_to_RDR
109   );
110
111 begin
112
113   control: receiver_control_path port map (
114     clk => clk,
115     reset => reset,
116     Rx => Rx,
117     sample_zero => sample_zero,
118     bit_zero => bit_zero,
119     new_zero => new_zero,
120     sample_load => sample_load,
121     sample_dec => sample_dec,
122     bit_load => bit_load,
123     bit_dec => bit_dec,
124     new_load => new_load,
125
126     new_dec => new_dec,
127     RSR_load => RSR_load,
128     shift_R => shift_R,
129     load_RDR => load_RDR,
130     set_RDRF => set_RDRF,
131
132     S0_out => S0_debug,
133     S1_out => S1_debug,
134     S2_out => S2_debug,
135     S3_out => S3_debug,
136     S4_out => S4_debug,
137     S5_out => S5_debug
138   );
139
140   receive_data_req: RDR_Shift port map (
141     clk => clk, reset => reset,
142     load_RDR => load_RDR,
143     RSR_in => RSR_to_RDR, RDR_out => RDR
144   );
145
146   -- *** FIX: Removed internal Flip-Flop ***
147   -- RDRF is now a direct pass-through pulse from the control path.
148   -- This pulse goes to the SCSR to 'Set' the external status bit.
149   RDRF <= set_RDRF;
150
151   RSR_debug <= RSR_to_RDR;
152
153 end Structural;

```


Reciever Control Path

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity receiver_control_path is
5    Port (
6      clk           : in STD_LOGIC;
7      reset         : in STD_LOGIC;
8
9      -- External inputs
10     Rx            : in STD_LOGIC;
11
12     -- Status inputs from datapath
13     sample_zero   : in STD_LOGIC;
14     bit_zero     : in STD_LOGIC;
15     new_zero     : in STD_LOGIC;
16
17     -- Control outputs to datapath
18     sample_load  : out STD_LOGIC;
19     sample_dec   : out STD_LOGIC;
20     bit_load    : out STD_LOGIC;
21     bit_dec     : out STD_LOGIC;
22     new_load    : out STD_LOGIC;
23     new_dec     : out STD_LOGIC;
24     RSR_load   : out STD_LOGIC;
25     shift_R     : out STD_LOGIC;
26     load_RDR   : out STD_LOGIC;
27     set_RDRF   : out STD_LOGIC;
28
29     -- Debug: State outputs
30     S0_out       : out STD_LOGIC;
31     S1_out       : out STD_LOGIC;
32     S2_out       : out STD_LOGIC;
33     S3_out       : out STD_LOGIC;
34     S4_out       : out STD_LOGIC;
35     S5_out       : out STD_LOGIC;
36   );
37
38 end receiver_control_path;
39
40 architecture Structural of receiver_control_path is
41   -- D flip-flop with reset to 0
42   component dFF_reset0
43     Port (
44       D           : in STD_LOGIC;
45       clk         : in STD_LOGIC;
46       reset       : in STD_LOGIC;
47       Q           : out STD_LOGIC;
48     );
49   end component;
50
51   -- D flip-flop with set to 1 (for S0 initial state)
52   component dFF_set1
53     Port (
54       D           : in STD_LOGIC;
55       clk         : in STD_LOGIC;
56       reset       : in STD_LOGIC;
57       Q           : out STD_LOGIC;
58     );
59   end component;
60
61   -- State signals (one-hot encoding)
62   signal S0, S1, S2, S3, S4, S5 : STD_LOGIC; -- Current state
63   signal D0, D1, D2, D3, D4, D5 : STD_LOGIC; -- Next state
64
65   -- Helper signals
66   signal Rx_n, sample_zero_n, bit_zero_n, new_zero_n : STD_LOGIC;
67
68 begin
69
70  ----- STATE REGISTER: 6 flip-flops (one-hot) -----
71
72
73  -- S0 uses set-to-1 flip-flop (initial state)
74  FF0: dFF_set1 port map (D => D0, clk => clk, reset => reset, Q => S0);
75
76  -- All other states use reset-to-0 flip-flops
77  FF1: dFF_reset0 port map (D => D1, clk => clk, reset => reset, Q => S1);
78  FF2: dFF_reset0 port map (D => D2, clk => clk, reset => reset, Q => S2);
79  FF3: dFF_reset0 port map (D => D3, clk => clk, reset => reset, Q => S3);
80  FF4: dFF_reset0 port map (D => D4, clk => clk, reset => reset, Q => S4);
81  FF5: dFF_reset0 port map (D => D5, clk => clk, reset => reset, Q => S5);
82
83
84  ----- INVERTED SIGNALS -----
85
86
87  Rx_n      <= not Rx;
88  sample_zero_n <= not sample_zero;
89  bit_zero_n <= not bit_zero;
90  new_zero_n <= not new_zero;
91
92
93  ----- NEXT STATE LOGIC (exactly your equations!) -----
94
95
96  D0 <= (D and Rx) or S5;
97
98  D1 <= (S0 and Rx_n) or (S1 and sample_zero_n);
99
100 D2 <= (S1 and sample_zero) or (S4 and bit_zero_n and new_zero);
101
102 D3 <= S2;
103
104 D4 <= S3 or (S4 and new_zero_n); -- - FIXED: Only stay if counting
105
106 D5 <= S4 and bit_zero and new_zero;
107
108
109  ----- OUTPUT LOGIC (Control Signals) -----
110
111
112  -- Counter loads
113  sample_load <= S0;
114  bit_load    <= S0;
115  new_load    <= S2;
116
117  -- Counter decrements
118  sample_dec <= S1;
119  bit_dec    <= S3;
120  new_dec    <= S3 or S4;
121
122  -- Register controls
123  RSR_load <= S2;
124  shift_R    <= S3;

```

Transmitter BDF



Transmitter Controller

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity transmitter_controller is
5    port(
6      bclk : in std_logic;
7      GReset : in std_logic;
8      bit_count_zero : in std_logic;
9      TDRE : in std_logic;
10     load : in std_logic;
11
12     SBR : out std_logic;
13     TDRE_flag : out std_logic;
14     loadTSR : out std_logic;
15     loadTOR : out std_logic;
16     bit_load : out std_logic;
17     bit_dec : out std_logic
18   );
19 end entity;
20
21 architecture structural of transmitter_controller is
22 signal q_s0, q_s1, q_s2, q_s3: std_logic;
23 signal tdrd_internal, tdrd_next_logic : std_logic;
24
25 component dFF_reset0 is
26   port(
27     D : in STD_LOGIC;
28     clk : in STD_LOGIC;
29     reset : in STD_LOGIC;
30     Q : out STD_LOGIC
31   );
32 end component;
33
34 component dFF_set1 is
35   port(
36     D : in STD_LOGIC;
37     clk : in STD_LOGIC;
38     reset : in STD_LOGIC;
39     Q : out STD_LOGIC
40   );
41 end component;
42
43 begin
44
45   U_D0 : dFF_set1
46   port map(
47     D => (q_s0 and TDRE) or (q_s3 and TDRE),
48     clk => bclk,
49     reset => GReset,
50     Q => q_s0
51   );
52
53   U_D1 : dFF_reset0
54   port map(
55     D => (q_s0 and not TDRE) or (q_s3 and not TDRE),
56     clk => bclk,
57     reset => GReset,
58     Q => q_s1
59   );
60
61   U_D2 : dFF_reset0
62   port map(
63
64     D => q_s1 or (q_s2 and (not bit_count_zero)),
65     clk => bclk,
66     reset => GReset,
67     Q => q_s2
68   );
69
70   U_D3 : dFF_reset0
71   port map(
72     D => q_s2 and bit_count_zero,
73     clk => bclk,
74     reset => GReset,
75     Q => q_s3
76   );
77
78
79   loadTSR <= q_s1;
80   loadTOR <= load;
81   bit_dec <= q_s2;
82   bit_load <= q_s1;
83   SBR <= q_s2;
84   TDRE_flag <= q_s1;
85
86 end architecture structural;

```

Transmitter Controlpath

```

1  -- transmitter_controlpath.vhd
2  -- Top-level control path connecting state register, next state logic, and output logic
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.ALL;
5
6  ENTITY transmitter_controlpath IS
7      PORT(
8          -- Clock and reset
9          i_clock : IN STD_LOGIC;
10         i_reset : IN STD_LOGIC;
11
12         -- Condition inputs
13         i_RDRF : IN STD_LOGIC; -- From SCSR bit 6
14         i_TORE : IN STD_LOGIC; -- From SCSR bit 7
15         i_state_changed : IN STD_LOGIC; -- From state_change_detector
16         i_byte_count_done : IN STD_LOGIC; -- From CRC
17
18         -- Control outputs
19         o_ADDR : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
20         o_load_TDR : OUT STD_LOGIC;
21         o_clear_RDRF : OUT STD_LOGIC;
22         o_byte_count_load : OUT STD_LOGIC;
23         o_byte_count_inc : OUT STD_LOGIC;
24
25         -- Debug state outputs
26         o_debug_S0 : OUT STD_LOGIC;
27         o_debug_S1 : OUT STD_LOGIC;
28         o_debug_S2 : OUT STD_LOGIC;
29         o_debug_S3 : OUT STD_LOGIC;
30         o_debug_S4 : OUT STD_LOGIC;
31         o_debug_S5 : OUT STD_LOGIC;
32     );
33 END transmitter_controlpath;
34
35 ARCHITECTURE structural OF transmitter_controlpath IS
36     -- Component declarations
37     COMPONENT state_register
38         PORT(
39             i_clock : IN STD_LOGIC;
40             i_reset : IN STD_LOGIC;
41             i_S0_next : IN STD_LOGIC;
42             i_S1_next : IN STD_LOGIC;
43             i_S2_next : IN STD_LOGIC;
44             i_S3_next : IN STD_LOGIC;
45             i_S4_next : IN STD_LOGIC;
46             i_S5_next : IN STD_LOGIC;
47             o_S0 : OUT STD_LOGIC;
48             o_S1 : OUT STD_LOGIC;
49             o_S2 : OUT STD_LOGIC;
50             o_S3 : OUT STD_LOGIC;
51             o_S4 : OUT STD_LOGIC;
52             o_S5 : OUT STD_LOGIC;
53         );
54     END COMPONENT;
55
56     COMPONENT next_state_logic
57         PORT(
58             i_S0, i_S1, i_S2, i_S3, i_S4, i_S5 : IN STD_LOGIC;
59             i_RDRF : IN STD_LOGIC;
60             i_TORE : IN STD_LOGIC;
61             i_state_changed : IN STD_LOGIC;
62             i_byte_count_done : IN STD_LOGIC;
63
64             o_S4_next => s_S4_next,
65             o_S5_next => s_S5_next
66         );
67
68         -- Output logic
69         out_logic: output_logic
70             PORT MAP(
71                 i_S0 => s_S0,
72                 i_S1 => s_S1,
73                 i_S2 => s_S2,
74                 i_S3 => s_S3,
75                 i_S4 => s_S4,
76                 i_S5 => s_S5,
77                 o_ADDR => o_ADDR,
78                 o_load_TDR => o_load_TDR,
79                 o_clear_RDRF => o_clear_RDRF,
80                 o_byte_count_load => o_byte_count_load,
81                 o_byte_count_inc => o_byte_count_inc
82             );
83
84             -- Internal signals
85             SIGNAL s_S0 : STD_LOGIC;
86             SIGNAL s_S1 : STD_LOGIC;
87             SIGNAL s_S2 : STD_LOGIC;
88             SIGNAL s_S3 : STD_LOGIC;
89             SIGNAL s_S4 : STD_LOGIC;
90             SIGNAL s_S5 : STD_LOGIC;
91
92             BEGIN
93                 i_S0_next => s_S0;
94                 i_S1_next => s_S1;
95                 i_S2_next => s_S2;
96                 i_S3_next => s_S3;
97                 i_S4_next => s_S4;
98                 i_S5_next => s_S5;
99
100                o_S0 :> s_S0;
101                o_S1 :> s_S1;
102                o_S2 :> s_S2;
103                o_S3 :> s_S3;
104                o_S4 :> s_S4;
105                o_S5 :> s_S5;
106            );
107
108            -- Next state logic
109            ns1: next_state_logic
110                PORT MAP(
111                    i_S0 => s_S0,
112                    i_S1 => s_S1,
113                    i_S2 => s_S2,
114                    i_S3 => s_S3,
115                    i_S4 => s_S4,
116                    i_S5 => s_S5,
117                    i_RDRF => i_RDRF,
118                    i_TORE => i_TORE,
119                    i_state_changed => i_state_changed,
120                    i_byte_count_done => i_byte_count_done,
121                    o_S0_next => s_S0_next,
122                    o_S1_next => s_S1_next,
123                    o_S2_next => s_S2_next,
124                    o_S3_next => s_S3_next
125
126
127        );
128
129        -- Output logic
130        out_logic: output_logic
131            PORT MAP(
132                i_S0 => s_S0,
133                i_S1 => s_S1,
134                i_S2 => s_S2,
135                i_S3 => s_S3,
136                i_S4 => s_S4,
137                i_S5 => s_S5,
138                o_ADDR => o_ADDR,
139                o_load_TDR => o_load_TDR,
140                o_clear_RDRF => o_clear_RDRF,
141                o_byte_count_load => o_byte_count_load,
142                o_byte_count_inc => o_byte_count_inc
143            );
144
145        -- Debug outputs: expose FSM states
146        o_debug_S0 <- s_S0;
147        o_debug_S1 <- s_S1;
148        o_debug_S2 <- s_S2;
149        o_debug_S3 <- s_S3;
150        o_debug_S4 <- s_S4;
151        o_debug_S5 <- s_S5;
152
153    END structural;

```

UART Tx

```

1  library IEEE;
2  use IEEE.STD.LOGIC_1164.ALL;
3
4  entity uart_tx is
5    port(
6      loadTDR : in std_logic;
7      loadTSR : in std_logic;
8      ShRTSR : in std_logic;
9      data_In : in std_logic_vector(7 downto 0);
10     GReset : in std_logic;
11     bclk : in std_logic;
12     sys_clk : in std_logic; -- *** ADDED: System clock for TDR to catch fast load pulses
13   );
14 end uart_tx;
15
16 architecture structural of uart_tx is
17   signal TDR_Data : std_logic_vector(7 downto 0); --8 bits from TDR_Data
18   signal smr_9 : std_logic_vector(8 downto 0);
19   signal TxD_out : std_logic;
20   signal TSR : std_logic_vector(7 downto 0);
21   signal TSR_Data : std_LOGIC_VECTOR(8 downto 0);
22
23   component Register_8_Bit is
24     port(
25       GReset : in STD_LOGIC;
26       clk : in STD_LOGIC;
27       load : in STD_LOGIC;
28       data_in : in STD_LOGIC_VECTOR(7 downto 0);
29       data_out : out STD_LOGIC_VECTOR(7 downto 0)
30     );
31   end component;
32
33   component SHR_Register_9_Bit is
34     port(
35       SHR : in std_logic;
36       load : in std_logic;
37       GReset : in std_logic;
38       clk : in std_logic;
39       data : in std_logic_vector(7 downto 0);
40       data_out : out std_logic;
41       TSR_debug : out std_logic_vector(8 downto 0)
42     );
43   end component;
44
45   component down_counter is
46     generic (
47       WIDTH : integer := 4;          -- Bit width of counter
48       LOAD_VALUE : integer := 9;    -- Value to load when load signal is active
49     );
50     port (
51       clk : in STD_LOGIC;
52       reset : in STD_LOGIC;        -- Load control signal
53       load : in STD_LOGIC;         -- Decrement control signal
54       dec : in STD_LOGIC;          -- Current count value
55       count : out STD_LOGIC_VECTOR(WIDTH-1 downto 0); -- Current count value
56
57       zero : out STD_LOGIC;        -- '1' when count = 0
58     );
59   end component;
60
61 begin
62   U_TSRR : SHR_Register_9_Bit
63   port map(
64     SHR => ShRTSR,
65     data => TDR_Data,
66     GReset => GReset,
67     clk => bclk,
68     data_out => TxD_out,
69     load => loadTDR,
70     GReset => TSR.debug,
71     TSR.debug => TSR_Data
72   );
73
74   U_TDR : Register_8_Bit
75   port map(
76     GReset => GReset,
77     clk => sys_clk, -- *** CHANGED: Use system clock to catch fast load pulses ***
78     load => load,
79     data_in => data_In,
80     data_out => TDR_Data
81   );
82
83   U_downCount : down_counter
84   port map(
85     clk => bclk,
86     reset => GReset,
87     load => bit_load,
88     dec => bit_dec,
89     count => open,
90     zero => bit_count_zero
91   );
92
93   TxD <- TxD_out;
94   TDR <- TDR_Data;
95   TSR <- TSR_Data;
96
97 end architecture;

```

Design Part | Discussion of Solution

3.1 Discussion of Used Components

Baud Rate Generator (**BaudRateGenerator.vhd**)

To adhere to the strict structural modeling requirements, the Baud Rate Generator was designed without behavioral arithmetic operators. Instead, it utilizes a cascaded division strategy to derive the specific RS-232 timing signals from the 50 MHz system clock. The design begins with a `clock_div_41` component that reduces the system clock to a manageable base frequency. This is followed by an 8-bit counter (`counter_8_bit`) which functions as a frequency divider chain, providing eight distinct clock taps. A multiplexer (`mux_8to1`), controlled by the 3-bit SEL input, selects the appropriate base frequency. Finally, a `clock_div_8` component generates the final BClk (baud rate clock), while the input to this divider serves as the `BClkx8` signal required for the receiver's oversampling logic.

UART Receiver (**uart_receiver.vhd**)

The receiver module is responsible for capturing asynchronous data frames and is divided into a distinct control path and datapath. The control logic (`receiver_control_path.vhd`) implements a Finite State Machine (FSM) using One-Hot Encoding (States S0 to S5) to sequence the detection of the Start Bit, the data sampling loop, and the Stop Bit validation. The datapath employs three structural down-counters (`sample_counter`, `bit_counter`, and `new_counter`) to precisely track the sampling intervals and bit positions. An 8x oversampling scheme is used to detect the start bit and sample subsequent data bits at the center of their periods. The serial data is shifted into the `RSR_8bit` (Receive Shift Register) and subsequently latched into the `RDR_8bit` (Receive Data Register) upon successful frame reception.

UART Transmitter (**UART_Transmitter.vhd**)

The transmitter module serializes parallel data from the system onto the TxD line and features a critical Dual-Clock Architecture to handle timing. The control logic is managed by the `transmitter_controller` FSM, which coordinates the loading and shifting signals. The datapath consists of an 8-bit Transmit Data Register (`Register_8_Bit`) and a 9-bit Transmit Shift Register (`SHR_Register_9_Bit`). A key design detail is that the Data Register is clocked by the fast 50 MHz `sys_clk` to reliably capture the CPU's short write pulse, whereas the Shift Register and bit counters are clocked by the slow `bclk` to ensure the data is shifted out at the correct baud rate.

UART FSM Controller (**uart_fsm_top.vhd**)

This component acts as the embedded microcontroller for the system, bridging the Traffic Light logic and the UART. It incorporates a Character Byte Register (CBR), which is a purely combinational lookup table that selects ASCII characters—such as 'M', 'g', or 'r'—based on the current traffic light state ($S_2S_1S_0$) and the byte count. The module also includes a `state_change_detector` that uses a 3-bit register and comparator to trigger transmission sequences upon detecting a state transition. The FSM manages the `load_TDR` signal and continuously polls the TDRE status bit to ensure reliable handshaking during transmission.

3.2 Discussion of Actual Solution

The actual solution integrates these atomic components into a cohesive system governed by a top-level Block Diagram File (.bdf). The logic flows uni-directionally, beginning with the traffic_light_controller, which operates on a 1 Hz clock to control the intersection lights and exports its internal state bits (S_2 , S_1 , S_0) to the top level. These state bits are captured by the state_change_detector, which asserts a pulse whenever a transition occurs.

Upon receiving this pulse, the UART_FSM_Controller resets its internal Byte Counter and initiates a fetch-and-send loop. It uses the current State and Byte Count to address the CBR, retrieving the correct ASCII character, and then asserts o_load_TDR to load the character into the Transmitter. The FSM then monitors the TDRE flag from the Status Register, waiting for the Transmitter to complete serialization before incrementing the Byte Counter and sending the next character. This ensures that the high-speed control logic remains synchronized with the lower-speed serial transmission. The connections in the top-level BDF ensure that the global reset clears all registers and that the Baud Rate Generator feeds the correct clocks to both the Transmitter and Receiver.

3.3 Discussion of Tool

The design and verification were performed using the Altera Quartus II Web Edition software, targeting the Altera DE2 Development Board (Cyclone IV EP4CE115F29C FPGA). This environment provided the necessary tools for VHDL compilation, RTL synthesis, and functional simulation via Vector Waveform Files. The board's 50 MHz oscillator served as the master clock source, while physical switches and LEDs were utilized for input configuration and state visualization. The tool's RTL Viewer was particularly valuable for verifying that the structural VHDL code was correctly synthesized into the intended logic gates and registers.

Challenging Problems (Bonus)

7.1 Clock Domain Crossing (The Fast-Write / Slow-Read Problem)

One of the most significant technical challenges encountered was synchronizing the high-speed system logic with the low-speed serial interface. The UART_FSM operates on the 50 MHz system clock and asserts the Load signal for a single clock cycle (20 ns). However, the UART_Transmitter shifts data based on the Baud Clock (approx. 9600 Hz), meaning the shift logic would likely miss the fast load pulse entirely. To resolve this, a Dual-Clock domain strategy was implemented within the transmitter. The Transmit Data Register (TDR) is clocked by the fast sys_clk to immediately capture the load pulse, while the Transmit Shift Register (TSR) is clocked by bclk. Because the TDR holds the data stable until the next write, the TSR can safely load this data at the slower baud rate edge, eliminating the need for complex asynchronous FIFO buffers.

7.2 Strict Structural Modeling Constraints

The requirement to use only structural VHDL significantly increased design complexity, as behavioral process blocks with if-else statements were prohibited. Simple operations, such as resetting a counter or defining state transitions, required custom atomic components. For example, the FSMs were decomposed into Next_State_Logic modules composed of pure combinational gates and State_Registers made of instantiated D-Flip-Flops. Similarly, timers were built using a custom down_counter_4bit entity constructed from flip-flops and manual XOR gate logic. Status flags also required a structural edge detector (SCSR.vhd) using delay flip-flops and inverters to generate clean pulses, avoiding behavioral rising-edge detection.

7.3 VHDL to BDF Migration

Transitioning from a text-based VHDL top-level to a graphical Block Diagram File (BDF) introduced integration risks, particularly regarding signal types. VHDL STD_LOGIC_VECTOR ports do not always map cleanly to BDF pins if bus widths are not explicitly defined, often resulting in compilation errors where signals are stuck at VCC or Ground. This was resolved by strictly generating Block Symbol Files (.bsf) for every verified VHDL module and using explicit bus naming conventions (e.g., Data[7..0]) during wiring. This ensured that the Quartus netlist compiler correctly associated the 8-bit buses between the CBR, Data_Bus, and UART_Transmitter

Discussion

The final implementation of the Debuggable Traffic Light Controller successfully met the core project requirements, resulting in a fully functional system that integrates synchronous traffic logic with asynchronous serial communication. The primary design success was the robust synchronization between the FPGA's 50 MHz clock domain and the 9600 baud asynchronous domain. Despite the significant speed difference, the structural edge detectors and dual-clock architecture in the transmitter ensured that no data packets were dropped during the rapid state transitions of the traffic light. This was verified during the live demonstration, where the "Mg-Sr" and "My-Sr" strings appeared on the PuTTY terminal instantaneously and without corruption, confirming that the handshaking protocol using the TDRE (Transmit Data Register Empty) flag functioned as intended to prevent buffer overruns.

However, a notable discrepancy existed between our initial theoretical design and the final actual implementation regarding the top-level entity. The original design intent was to implement the entire hierarchy, including the top-level wrapper, using pure VHDL to maintain code portability. During the implementation phase, we encountered connectivity issues where 8-bit bus signals between the UART FSM and the Transmitter were not mapping correctly, leading to "stuck-at-zero" faults during simulation. To resolve this, we shifted to a Block Diagram File (.bdf) implementation for the top-level entity. This visual approach allowed us to identify that specific bus widths were mismatched in the port maps. While this deviated from a code-only approach, the BDF implementation provided a clearer high-level view of the signal flow and ultimately facilitated the successful integration of the Baud Rate Generator and Address Decoder, which had previously been isolated components.

While the core UART system was successful, we encountered a specific error regarding the optional "BCD Decoder" bonus objective. We attempted to implement a decimal display to show the remaining time for the traffic light states on the 7-segment displays. However, in the actual hardware implementation, the displays exhibited unstable behavior, showing shifting or random segment patterns rather than clean decimal numbers. Waveform analysis suggested that this error was caused by glitching in the combinational decoder logic as the counter values transitioned. Because the counter output was directly driving the decoder without an intermediate register to stabilize the value, the 7-segment display captured transient states. Due to time constraints, we were unable to implement the necessary registering to debounce these values, and consequently, the BCD feature was omitted from the final stable build to ensure the reliability of the main traffic light and UART functions.

Conclusion

This project successfully integrated a custom UART interface with a Traffic Light Controller, transforming a closed-loop FSM into a debuggable real-time system on the Altera DE-2 board. The strict requirement for structural VHDL and the migration to a graphical top-level (BDF) challenged us to deeply understand low-level logic instantiation and precise signal routing between clock domains. Ultimately, the successful transmission of correct ASCII debug messages to the PC terminal validated our design, demonstrating the critical role of serial communication protocols and modular architecture in modern digital systems engineering.