
Lab4: Pipelined Processor-Part2

111550142 尤瑋辰

- 1. Experimental Result
 - a. Show the waveform screen shot of the test we provided.



b. What other cases you've tested? Why you choose them?

```
# start of Dynamic Data (pointed by $gp)
        .word
        .word
               0x2
               0x0
               0x00400000
nain:
       addi
                $a0, 0($gp)
               $a1, 4($gp)
       add
       add
       beq
       beq
       addi
                $gp, 0($gp)
       addi
       add
       add
```

This case is from Lab3, it tests all types of instructions.

```
20 0e 00 01 // [0040002c] addi$14, $0, 0x0001
11 cb 00 06 // [00400030] beg $14, $11, 24 [end-0x00400030]
```

```
00 ab 70 24  // [0040002c] and $14, $5, $11  ;
11 6e 00 06  // [00400030] beq $11, $14, 24 [end-0x00400030]
00 ab 70 24  // [0040002c] and $14, $5, $11
11 cb 00 06  // [00400030] beq $14, $11, 24 [end-0x00400030]
8f 8e 00 04  // [0040002c] lw $14, 4($28)  ;
11 6e 00 06  // [00400030] beq $11, $14, 24 [end-0x00400030]
8f 8e 00 04  // [00400030] beq $11, $14, 24 [end-0x00400030]
8f 8e 00 04  // [00400030] beq $14, $11, 24 [end-0x00400030]
8f 8c 00 04  // [00400030] lw $12, 4($28)
00 ab 70 24  // [00400034] and $14, $5, $11
11 6c 00 06  // [00400038] beq $11, $12, 24[end-0x00400030]
```

The above cases test the four types of data hazards for branch instructions.

The first case is an immediate instruction before 'beq', which needs 1 stall cycle. The second case is an ALU instruction before 'beq', which needs 1 stall cycle. The third case is a load instruction before 'beq', which needs 2 stall cycles. Finally, the fourth case is a load instruction 1 cycle before 'beq', which needs 1 stall cycle.

2. Answer the following Questions:

List out the equation to detect EX & MEM hazard in forwarding unit.
 Which part of the equation in textbook p. 369 is wrong?
 EX hazard:

```
if(EX/MEM.RegWrite\ and\ (EX/MEM.Rd\ \neq 0) and (EX/MEM.Rd\ = ID/EX.Rs)) ForwardA = 10 if(EX/MEM.RegWrite\ and\ (EX/MEM.Rd\ \neq 0) and (EX/MEM.Rd\ = ID/EX.Rt)) ForwardB = 10
```


MEM hazard:

```
if(MEM/WB.RegWrite\ and\ (MEM/WB.Rd\ \neq 0) and not (EX/MEM.RegWrite\ and\ (EX/MEM.Rd\ \neq 0) and (EX/MEM.Rd\ = ID/EX.Rs)) and (MEM/WB.Rd\ = ID/EX.Rs) ForwardA = 01
```

```
if(MEM/WB.RegWrite\ and\ (MEM/WB.Rd\ \neq\ 0) and not (EX/MEM.RegWrite\ and\ (EX/MEM.Rd\ \neq\ 0) and (EX/MEM.Rd\ =\ ID/EX.Rt)) and (MEM/WB.Rd\ =\ ID/EX.Rt) ForwardB = 01
```

The complement of the EX hazard is incorrect. The "AND" circled in red pen should be "OR."

2. In forwarding for beq, is forwarding from MEM/WB to ID needed? Why? There is no need to forward these values from MEM/WB to ID. Because the results from MEM/WB are already written back to the register file by the time the 'beq' instruction needs them.



3. Briefly explain how you insert 2 stalls when beq reads registers right after lw writes it.

I've split the problem into two parts. In the first part, we stall one cycle if 'beq' is right after 'lw'. In the second part, we stall one cycle if 'beq' is the second instruction right after 'lw'. After finishing the first part, in the next cycle, the condition will be the second part. Sometimes, only the second part occurs. By splitting the problem, we can handle these two conditions.

In detail, the way to detect the first condition is by the following expression:


```
if(IF/ID\_Branch\ and\ ID/EX.MemRead\ and\ (ID/EX.Rt \neq 0) and ((ID/EX.Rt = IF/ID.Rs)\ or\ (ID/EX.Rt = IF/ID.Rt)))
```

The second condition:

```
if(IF/ID\_Branch\ and\ EX/MEM.MemRead\ and\ (EX/MEM.Rt \neq 0) and ((EX/MEM.Rt = IF/ID.Rs)\ or\ (EX/MEM.Rt = IF/ID.Rt)))
```

4. sw right after lw is quite common since copy and paste a data from one address to another is used frequently. In textbook, a stall is followed by the lw in this case. Is it possible to remove this stall? How?

Yes. But it needs additional forwarding mechanism as follows:



The detail will be like:

 $if(MEM/WB.MemRead \ and \ EX/MEM.MemWrite$ and (MEM/WB.Rt = EX/MEM.Rt)) Forward = 1