

# **Laboratorio 8**

#### R. Ferrero, P. Bernardi Politecnico di Torino

Dipartimento di Automatica e Informatica (DAUIN)

Torino - Italy


This work is licensed under the Creative Commons (CC BY-SA) License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/3.0/




#### NXP LPC1768

- Il materiale dell'esercitazione comprende:
  - LPC176x\_USER\_MANUAL.pdf
  - HY-LandTiger\_BOARD\_SCHEMATIC.pdf
  - progetto Sample


### Diagramma a blocchi del SoC (p.9)





### **Progetto Sample: contenuto**

- file di avvio del chip:
  - startup\_LPC17xx.s
- librerie di sistema
  - core\_cm3.c
  - system\_LPC17xx.c
- Librerie di alcuni periferici:
  - peripheral.h /\* prototipi \*/
  - lib\_peripheral.c /\* funzioni di base \*/
  - IRQ\_peripheral.c /\* interrupt service routine \*/
  - funct\_peripheral.c /\* funzioni utente \*/



LD4 🔼

Led4 -> p2.7

• Led5 -> p2.6

• Led11-> p2.0

### Pin connect block (pag. 119)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

	· · · · · · · · · · · · · · · · · · ·							
PINSEL4	Pin name	Function when	Function when 01	Function when 10	Function when 11	Reset value		
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved	00		
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00		
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved 2	00		
7:6	P2.3	GPIO Port 2.3	PVVM1.4	DCD1	Reserved 2	00		
9:8	P2.4	GPIO Port 2.4	PV/M1.5	DSR1	Reserved 2	00		
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved 2	00		
13:12	P2.6	GPIO Port 2.6	CAP1.0	RI1	Reserved 2	00		
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00		
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00		
19:18	P2.9	GPIO Port 2.9	USB_CONNECT	RXD2	ENET_MDIO	00		
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00		
23:22	P2.11[1]	GPIO Port 2.11	EINT1	Reserved	I2STX_CLK	00		
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00		
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00		
31:28	-	Reserved	Reserved	Reserved	Reserved	0		

### General purpose I/O (pag. 131)

Table 102. GPIO register map (local bus accessible registers - enhanced GPIO features)

Generic Name	Description	Access	Reset value[1]	PORTn Register Name & Address
FIODIR	Fast GPIO Port Direction control register. This register individually controls the direction of each port pin.	R/W	0	FIOODIR - 0x2009 C000 FIO1DIR - 0x2009 C020 FIO2DIR - 0x2009 C040 FIO3DIR - 0x2009 C060 FIO4DIR - 0x2009 C080
FIOMASK	Fast Mask register for port. Writes, sets, clears, and reads to port (done via writes to FIOPIN, FIOSET, and FIOCLR, and reads of FIOPIN) alter or return only the bits enabled by zeros in this register.	R/W	0	FIO0MASK - 0x2009 C010 FIO1MASK - 0x2009 C030 FIO2MASK - 0x2009 C050 FIO3MASK - 0x2009 C070 FIO4MASK - 0x2009 C090
FIOPIN	Fast Port Pin value register using FIOMASK. The current state of digital port pins can be read from this register, regardless of pin direction or alternate function selection (as long as pins are not configured as an input to ADC). The value read is masked by ANDing with inverted FIOMASK. Writing to this register places corresponding values in all bits enabled by zeros in FIOMASK.	R/W	0	FIO0PIN - 0x2009 C014 FIO1PIN - 0x2009 C034 FIO2PIN - 0x2009 C054 FIO3PIN - 0x2009 C074 FIO4PIN - 0x2009 C094
	Important: if an FIOPIN register is read, its bit(s) masked with 1 in the FIOMASK register will be read as 0 regardless of the physical pin state.			
FIOSET	Fast Port Output Set register using FIOMASK. This register controls the state of output pins. Writing 1s produces highs at the corresponding port pins. Writing 0s has no effect. Reading this register returns the current contents of the port output register. Only bits enabled by 0 in FIOMASK can be altered.	R/W	0	FIO0SET - 0x2009 C018 FIO1SET - 0x2009 C038 FIO2SET - 0x2009 C058 FIO3SET - 0x2009 C078 FIO4SET - 0x2009 C098
FIOCLR	Fast Port Output Clear register using FIOMASK. This register controls the state of output pins. Writing 1s produces lows at the corresponding port pins. Writing 0s has no effect. Only bits enabled by 0 in FIOMASK can be altered.	WO	0	FIO0CLR - 0x2009 C01C FIO1CLR - 0x2009 C03C FIO2CLR - 0x2009 C05C FIO3CLR - 0x2009 C07C FIO4CLR - 0x2009 C09C

Reset value reflects the data stored in used bits only. It does not include reserved bits content.

### **FIODIR** (pag. 132)

Table 104. Fast GPIO port Direction register FIO0DIR to FIO4DIR - addresses 0x2009 C000 to 0x2009 C080) bit description

Bit	Symbol	Value	Description	Reset value	
31:0	FIO0DIR FIO1DIR		Fast GPIO Direction PORTx control bits. Bit 0 in FIOxDIR controls pin Px.0, bit 31 in FIOxDIR controls pin Px.31.	0x0	
	FIO2DIR FIO3DIR	0	Controlled pin is input.		
	FIO4DIR	1	Controlled pin is output.		

- Aggiungere al file led.h il prototipo
   void led4and11 On (void);
- Aggiungere al gruppo 'led' il file funct\_led.c
- Implementare in funct\_led.c la funzione led4and11\_On (void), che accende i led 4 e 11 agendo sul registro FIOSET.
- Nota: lo stato (acceso/spento) degli altri led non deve essere modificato.
- Testare la funzione richiamandola dal main.

- Aggiungere al file led.h il prototipo
   void led4 Off (void);
- Implementare in funct\_led.c la funzione led4\_Off (void), che spegne il led 4 agendo sul registro FIOCLR.
- Nota: lo stato (acceso/spento) degli altri led non deve essere modificato.
- Testare la funzione richiamandola dal main.


- Aggiungere al file led.h il prototipo
   void ledEvenOn OddOf (void);
- Implementare in funct\_led.c la funzione ledEvenOn\_OddOf (void), che accende i led di indice pari e spegne quelli di indice dispari, agendo sul registro FIOPIN.
- Testare la funzione richiamandola dal main.

- Aggiungere al file led.h il prototipo
   void LED On (unsigned int num);
- Implementare in funct\_led.c la funzione void LED\_On (unsigned int num) che accende il led passato come parametro:
  - num = 0 -> led 4
  - num = 1 -> led 5
  - num = 7 -> led 11
- Testare la funzione richiamandola dal main.

- Aggiungere al file led.h il prototipo
   void LED Off (unsigned int num);
- Implementare in funct\_led.c la funzione void LED\_Off (unsigned int num) che spegne il led passato come parametro:
  - num = 0 -> led 4
  - num = 1 -> led 5
  - num = 7 -> led 11
- Testare la funzione richiamandola dal main.

#### **Pulsanti**

- INT0 -> p2.10
- KEY1 -> p2.11
- KEY2 -> p2.12



### Pin connect block (pag. 119)

Table 84. Pin function select register 4 (PINSEL4 - address 0x4002 C010) bit description

					00.07 200 200000	
PINSEL4	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P2.0	GPIO Port 2.0	PWM1.1	TXD1	Reserved	00
3:2	P2.1	GPIO Port 2.1	PWM1.2	RXD1	Reserved	00
5:4	P2.2	GPIO Port 2.2	PWM1.3	CTS1	Reserved [2]	00
7:6	P2.3	GPIO Port 2.3	PWM1.4	DCD1	Reserved 2	00
9:8	P2.4	GPIO Port 2.4	PWM1.5	DSR1	Reserved [2]	00
11:10	P2.5	GPIO Port 2.5	PWM1.6	DTR1	Reserved [2]	00
13:12	P2.6	GPIO Port 2.6	PCAP1.0	RI1	Reserved [2]	00
15:14	P2.7	GPIO Port 2.7	RD2	RTS1	Reserved	00
17:16	P2.8	GPIO Port 2.8	TD2	TXD2	ENET_MDC	00
19:18	P2.9	GPIO Port 2.9	USB CONNECT	RXD2	ENET_MDIO	00
21:20	P2.10	GPIO Port 2.10	EINT0	NMI	Reserved	00
23:22	P2.11[1]	GPIO Port 2.1	EINT1	Reserved	I2STX_CLK	00
25:24	P2.12[1]	GPIO Port 2.12	EINT2	Reserved	I2STX_WS	00
27:26	P2.13[1]	GPIO Port 2.13	EINT3	Reserved	I2STX_SDA	00
31:28	-	Reserved	Reserved	Reserved	Reserved	0

	tory information
--	------------------

⊕ Chapter 2: LPC176x/5x Memory map

□ D Chapter 3: LPC176x/5x System control

3.1 Introduction

3.2 Pin description

- 🔼 3.3 Register description

3.4 Reset

3.5 Brown-out detection

3.6 External interrupt inputs

⊕ Chapter 4: LPC176x/5x Clocking and power control

⊕ Chapter 7: LI

Bit	Symbol	Value	Description
0	EXTMODE0	0	Level-sensitivity is selected for $\overline{\text{EINT0}}.$
			EINT0 is edge sensitive.

Bit	Symbol	Value	Description	Rese value
0	EXTPOLAR0	0	EINT0 is low-active or falling-edge sensitive (depending on EXTMODE0).	0
		1	EINT0 is high-active or rising-edge sensitive (depending on EXTMODE0).	

Table 9.	External Interrupt registers						
Name	Description	Access	Reset value[1]	Address			
EXTINT	The External Interrupt Flag Register contains interrupt flags for EINT0, EINT1, EINT2 and EINT3. See Table 10.	R/W	0x00	0x400F C140			
EXTMODE	The External Interrupt Mode Register controls whether each pin is edge- or level-sensitive. See Table 11.	R/W	0x00	0x400F C148			
EXTPOLAR	The External Interrupt Polarity Register controls which level or edge on each pin will cause an interrupt. See <u>Table 12</u> .	R/W	0x00	0x400F C14C			
[1] Reset Value reflects the data stored in used bits only. It does not include reserved bits content.							

## Nested Vectored Interrupt Controller (pag. 77)

Table 51. NVIC register map

Name	Description	Access	Reset value	Address
ISER0 to ISER1	Interrupt Set-Enable Registers. These 2 registers allow enabling interrupts and reading back the interrupt enables for specific peripheral functions.	RW	0	ISER0 - 0xE000 E100 ISER1 - 0xE000 E104
ICER0 to	Interrupt Clear-Enable Registers. These 2 registers allow disabling interrupts and reading back the interrupt enables for specific peripheral functions.	RW	0	ICER0 - 0xE000 E180 ICER1 - 0xE000 E184
ISPR0 to ISPR1	Interrupt Set-Pending Registers. These 2 registers allow changing the interrupt state to pending and reading back the interrupt pending state for specific peripheral functions.	RW	0	ISPR0 - 0xE000 E200 ISPR1 - 0xE000 E204
ICPR0 to	Interrupt Clear-Pending Registers. These 2 registers allow changing the interrupt state to not pending and reading back the interrupt pending state for specific peripheral functions.	RW	0	ICPR0 - 0xE000 E280 ICPR1 - 0xE000 E284
IABR0 to IABR1	Interrupt Active Bit Registers. These 2 registers allow reading the current interrupt active state for specific peripheral functions.	RO	0	IABR0 - 0xE000 E300 IABR1 - 0xE000 E304
IPR0 to IPR8	Interrupt Priority Registers. These 9 registers allow assigning a priority to each interrupt. Each register contains the 5-bit priority fields for 4 interrupts.	RW	0	IPR0 - 0xE000 E400 IPR1 - 0xE000 E404 IPR2 - 0xE000 E408 IPR3 - 0xE000 E40C IPR4 - 0xE000 E410 IPR5 - 0xE000 E414 IPR6 - 0xE000 E418 IPR7 - 0xE000 E41C IPR8 - 0xE000 E420
STIR	Software Trigger Interrupt Register. This register allows software to generate an interrupt.	WO	0	STIR - 0xE000 EF00

- Nel main, prima di entrare nel ciclo infinito, accendere il led 8 tramite LED On.
- Premendo il pulsante KEY1, spegnere il led corrente e accendere il led a sinistra.
- Premendo il pulsante KEY2, spegnere il led corrente e accendere il led a destra.
- Premendo il pulsante INT0, tornare alla configurazione iniziale, con il led 8 acceso.

### Esercizio 6: suggerimento

- Per conoscere il led acceso si può:
  - leggere il contenuto di LPC\_GPIO2->FIOPIN
  - leggere il contenuto di LPC GPIO2->FIOSET
  - utilizzare una variabile globale in funct\_led.c:

```
unsigned char led value;
```

led\_value è settata quando un led è acceso.

Negli altri file si può accedere alla variabile dichiarando all'inizio:

```
extern unsigned char led_value;
```