University of Pisa

Convolutional code generator



Davide Rasla

Report for the project of digital system course in Embedded Computing System

Contents

Li	st of	Figures	ii
1	Intra 1.1 1.2 1.3	Convolutional codes	1 1 2 3
2	Des 2.1 2.2 2.3	2.3.1 Project Summary2.3.2 Critical path	5 7 10 10 11 12 15
3	Des 3.1 3.2 3.3	Architecture Description and Data Flow VHDL Code Synthesis under VIVADO 3.3.1 Project summary 3.3.2 Critical Path 3.3.3 Max frequency 3.3.4 Report LUT utilization	17 17 18 19 20 21 22 23 24
4 D:	4.1 4.2 4.3	Simulation in C language	25 26 28 29
Κi	hlino	rranhy	31

List of Figures

1.1 1.2	an overview of a convolutional code generator
2.1	Logic with two shift register
2.2	VHDL description of entity generator with two shift register
2.3	PortMapping in GeneratorCode.vhd
2.4	Shift Register used for a _k
2.5	Shift Register used for C_k
2.6	Summary Report with two shift registers
2.7	Dashboard of the utilization
2.8	Summary of all paths
2.9	The critical path
	Worst Negative Slack Value
	Editing time constraint
	New WNS with 2,271 as clock period
	Summary of the utilization
2.14	Summary of power consumption
3.1	Logic with one shift register
3.2	VHDL description of entity generator with one register
3.3	PortMapping in GeneratorCode.vhd with one shift register
3.4	Shift Register
3.5	Summary Report with one shift register
3.6	DashBoard with one shift register
3.7	Summary of all paths
3.8	Critical path with one shift register
3.9	WNS with one shift register
	New WNS with 1,575 as clock period
3.11	LUT utilization with one shift register
	Power consumption with one shift register
4.1	Interface of the C simulator
4.2	A possible output with '1011 0110 0110 1101'
4.3	Compare the two outputs
4.4	VHDL description of TestBench

LIST OF FIGURES	iii	

4.5	Reading from InputVhd.txt	29
	Test with: '1011 0110 0110 1101'	

Chapter 1

Introduction

The purpose of this document is to describe the realization of a generator of convolutional codes, implemented using VHDL and synthesized with Vivado Tool. Two architecture are described, taking into account the different performance among them.

1.1 Convolutional codes

Convolutional code generates a codeword of n symbols from some consecutive message blocks of k symbols. A convolutional encoder consists of k m-stage shift registers that perform some polynomial, like eq 1.2, to generate the codeword. The message symbols are fed into the shift registers k symbols at a time, as shown in figure 1.1. In this case the rate k/n is:

$$Rc = 1/2 \tag{1.1}$$

So, the linear polynomial generator generates an n-symbol block each time an input block is fed in. The number of message symbols from which an output block is generated is called the constraint length of the code, 11 in this case.

Basic Convolution Coder Implementation




Figure 1.1: an overview of a convolutional code generator

1.1.1 Possible field application

Convolutional codes are used to obtain reliable data transfer in applications such as digital video transfer, radio, mobile telephony and satellite communications.

A field that includes them all is the spatial missions. For the NASA, just to say one spatial agency, convolutional code are essential in every mission. For example, Voyager 1 and 2 used a rate (2, 7) convolutional code, while Mars Exploration Rover and Pathfinder used a (6, 15) code.

The aim is to designing a protocol to communicate with a robot 12 billion miles away from earth. Of course must be accepted that the message will likely arrive garbled, noisy, and weak. One solution could be try to send the same message over-and-over again, hoping that at least one of your messages will make it through unscathed; but, how many times is enough? And how recognize the errors? Another example, back on earth, could be communicating with a satellite that goes across the globe. No matter how the antenna is designed, the messages will arrive garbled, noisy, and weak.

The solution is to implement robust encoding and decoding algorithms like, convolutional codes.

1.2 Architecture with two shift register

In this architecture two separate shift registers are used to save the states of the input *ak* and the feedback *ck* over time.

In particular, remembering the generating polynomial:

$$ck = ck_{-8} + ck_{-10} + ak + ak_{-3} + ak_{-4}$$
 (1.2)

It's possible to use two separate shift registers to store respectively the input from the bitstream of the encoding, i.e. ak, and the recursive one that is ck. In addition to the shift registers, four xor ports are used to add the values and obtain the ck output.

Note also that, from the generator polynomial, it is necessary to take specific outputs states and therefore the number of logical gates can be reduced considering only the values required by the polynomial. For these reasons only two wires are used to take the values from each needed shift register.

More details will be provided in chapter 2

1.3 Architecture with one shift register

This implementation comes from the observation that it is not necessary to use two separate shift registers because, with reference to [1], the generator polynomial

$$ck = ck_{-8} + ck_{-10} + ak + ak_{-3} + ak_{-4}$$
 (1.3)

can be divided into two parts.

The first part is called feedback polynomial, that makes the encoder recursive, and is defined as:

$$g(x) = \sum_{k=0}^{N} g_i * x^i$$
 (1.4)

while the second part is called the feed-forward polynomial and is defined as:

$$h_{k}(x) = \sum_{k=0}^{N} h_{ki} * x^{i}$$
 (1.5)

So, the same shift register can be used in order to obtain feedback and feed forward simultaneously.

The figure below explain this concept. Once L is calculated, as the maximum degree between h(x) and g(x) (in this case 10), L flipflop are connected forming a shift register. When the coefficient g_i is equal to 1, the output of the flip-flop f_i , is taken in feedback. In the same way when h_i is equal to 1, the output of the flip-flop d_i is taken in feedforwarding.




Figure 1.2: *General configuration taken from* [1]

More details will be provided in chapter 3 where will be explained how has been derived the correct implementation for this specific application from the general version shown in figure 1.2

Chapter 2

Design and Implementation with two Shift Register

A possible simple implementation of the generator polynomial has shown in this chapter. In particular are described the architecture, the vhdl modules, the relative tests with a test bench.

2.1 Architecture Description and Data Flow

Regarding this part, a graphical view is shown and described in order to present the architecture structure that, as mentioned before, is formed by two shift registers and four xor ports.




Figure 2.1: Logic with two shift register

In figure 2.1 there is shown that:

- The first shift stores the last four states of the a_k input
- \bullet The second shift stores the last ten states of the c_k input

from each shift register are taken in output two signals, in number equal to the number of terms of the sum of the polynomial, i.e a_{k-3} and a_{k-4} from the first one and c_{k-8} and c_{k-10} from the second one.

The signals are xored between them and with the input a_k in order to calculate c_k which will then be taken in feedback into the second shift register.

2.2 VHDL Code

The VHDL implementation of the generator is inside GeneratorCode.vhd. More in detail has been implemented:

- GeneratorCode.vhd: that describes the entity generator.
- ShiftRegisterAK.vhd: that describes the shift register used to memorize the last 5 past state of a_k.
- ShiftRegisterCK.vhd: that describes the shift register used to memorize the last 10 past state of c_k.

```
entity ConvolutionalGenerator is
10
                   clk
                                           : in std_ulogic;
                                                                                -- clock signal
                                          : in std_ulogic;
: in std_ulogic;
                                                                                -- reset signal
                    reset
                    ak_inputGen
ak_OutpuTgen
12
13
14
                                                                                -- the bit-stream is taken bit a bit
                                                                                -- the ak output, the same in input -- the result of coding
                    ak_OutpuTgen
                                           : out std ulogic;
                   ck_outGen
                                           : out std_ulogic
15
16
17
           end ConvolutionalGenerator;
18
19
    Farchitecture struct of ConvolutionalGenerator is
20
               component ShiftRegAK
21
22
23
24
25
26
27
28
29
30
                   generic(N_bit : integer := 5);
                         ak : in std_logic;
q : out std_logic_vector(1 downto 0);
clk : in std_logic;
                                                                                -- input ak in the shift register, in feedforward
                                                                               -- output from two FF in order to take ak-3 and ak-4
                                                                                -- clock signal
                        a_rst_n : in std_logic
                                                                                -- reset signal
               end component;
31
32
33
34
35
               component ShiftRegCK is
              generic(N_bit : integer := 10);
                  port (
                                                                                -- input ck in the shift register, in feedback
                        q : out std_logic_vector(1 downto 0);
clk : in std_logic;
                                                                                -- output from two FF in order to take ck-8 and ck-10
                                                                                -- clock signal
37
38
                        a_rst_n : in std_logic
                                                                                -- reset signal
                end component;
```

Figure 2.2: VHDL description of entity generator with two shift register

In figure 2.2 the output q present in the 2 shift register is used to extract the outputs from the flip flops used to complete the polynomial.

In particular, for example, in the shiftRegAk are taken in output:

$$q(0) \leqslant q_s(2) \tag{2.1}$$

$$q(1) <= q_s(3)$$
 (2.2)

where $q_s(2)$ and $q_s(3)$ represent ak_{-3} and ak_{-4} respectively.

The same goes for the other shift register where now:

$$q(0) \le q_s(7) \tag{2.3}$$

$$q(1) <= q_s(9) (2.4)$$

where $q_s(7)$ and $q_s(9)$ represent ck_{-8} and ck_{-10} respectively.

```
49
        begin
50
51
              i_ShiftAk: ShiftRegAK
52
                      port map (
53
                                        =>ak_inputGen,
                      ak
                      clk
                                        => clk,
55
                      a_rst_n
                                        => reset,
56
                                        => outShiftAK
                      q
                              );
57
58
59
              i_ShiftCk: ShiftRegCK
60
                      port map (
                                        =>ck_out,
61
                      ck
62
                      clk
                                        => clk,
63
                      a_rst_n
                                        => reset,
                                        => outShiftCK
64
                      q
65
                                       );
66
     XorAK <= outShiftAK(0) xor outShiftAK(1);</pre>
67
68
     XorCK <= outShiftCK(0) xor outShiftCK(1);</pre>
69
70
                      <=(XorAK xor XorCK) xor ak inputGen;
     ck_out
     ck_outGen
71
                      <= ck_out;
72
     ak OutpuTgen
                      <= ak inputGen;
73
74
     end struct;
```

Figure 2.3: PortMapping in GeneratorCode.vhd

Finally, as shown in figure 2.3 at the line 70, the polynomial (1.2) is calculated performing:

$$ck_{\text{out}} \le (XorAK \ xor \ XorCK) \ xor \ ak_inputGen$$
 (2.5)

where:

$$XorAK = q_s(2) xor q_s(3)$$
 (2.6)

$$XorCK = q_s(7) \ xor \ q_s(9) \tag{2.7}$$

and ak_inputGen is the input of the bit-stream at the clock.

The code of the two shift register is:

```
library IEEE;
use IEEE.std_logic_1164.all;
    Fentity ShiftRegAK is
                      ak : in std_logic;

q : out std_logic_vector(1 downto 0);

clk : in std_logic;

a_rst_n : in std_logic
);
                                                                                                -- Shift register input
-- Shift register output
-- clk
                                                                                                -- Asynchronous active low reset
end ShiftRegAK;

architecture bh
   parchitecture bhv of ShiftRegAK is
                                                                                                -- architectural declaration (behavioral description)
    signal q_s : std_logic_vector(N_bit - 1 downto 0);
                                                                                                -- internal signal used to map the internal registers
    p begin
              shift_reg_proc: process(clk,a_rst_n)
          begin
                                                                                                -- Process realizing a sequential network with asynchronous reset
                                q_s <= (others => '0');
elsif(rising_edge(clk)) then
                                end process
q(0) <= q_s(2);
q(1) <= q_s(3);
end bhv;</pre>
                                                                                                -- takes the output of ak-3
-- takes the output of ak-4
```

Figure 2.4: Shift Register used for a_k

Figure 2.4 shows the code for ShiftRegisterAk, where at the lines 29 and 30 are taken in output the values of the two shift register used to obtain ak₋₃ and ak₋₄ in order to perform the (2.6).

Figure 2.5: *Shift Register used for* C_k

Figure 2.14 shows the code for ShiftRegisterCk, where at the lines 32 and 33 are taken in output the values of the two shift register used to obtain ck-8 and ck-10 in order to perform the (2.7).

2.3 Implementation under VIVADO

In this section will be described the result of the implementation on VIVADO, taking into account parameters like the Worst Negativa Slack (from now on it will be called WNS), the Worst Hold Slack (from now on it will be called WHS), the LUT structure and the power utilization.

A description for each parameter is provided and, to clarify the schematic of the VIVADO implementation, in the same directory of this report are available two file .pdf with the schemes of this version.

2.3.1 Project Summary

The Summary available in VIVADO is a recap of the synthesis and the implementation where there are some information about the timing constraints, the power consumpion and the utilization of the resources.




Figure 2.6: Summary Report with two shift registers

Everything shown in figure 2.6 is described in the following sections




Figure 2.7: Dashboard of the utilization

In figure 2.7 there are diagrams with the percentage of utilization of the single resources.

2.3.2 Critical path

A critical path is a path with the largest delay, and for this reason is important to know it, in order to properly manage the system. With this version, as shown in figure 2.8, the WNS relative at the critical path is 5.729 ns.

A positive slack, like in this case, at some node implies that the arrival time at that node may be increased by the same value, without affecting the overall delay of the circuit.

On the contrary, negative slack means that the data signal is unable to traverse the combinational logic between the point A and the endpoint B of the timing path fast enough to ensure a correct circuit operation, so it indicates that the signal arrives at the endpoint later than the time it needs. In conclusion, it implies that the timing constraints given for the design, are not met.

In the other version with just one shift register will shown an improvement under this aspect, obtaining a WNS equal to 6.425ns.

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	S
Դ Path 1	5.729	1	2	2	i_ShiftCk/q_s_reg[7]/C	i_ShiftCk/q_s_reg[0]/D	2.120	0.774	1.346	8.0	С
┡ Path 2	6.474	0	1	2	i_ShiftAk/q_s_reg[2]/C	i_ShiftAk/q_s_reg[3]/D	1.363	0.518	0.845	8.0	С
┡ Path 3	6.599	0	1	2	i_ShiftCk/q_s_reg[7]/C	i_ShiftCk/q_s_reg[8]/D	1.110	0.478	0.632	8.0	С
┡ Path 4	6.679	0	1	1	i_ShiftCk/q_s_reg[6]/C	i_ShiftCk/q_s_reg[7]/D	1.096	0.478	0.618	8.0	C
Path 5	6.707	0	1	1	i_ShiftCk/q_s_reg[3]/C	i_ShiftCk/q_s_reg[4]/D	1.033	0.419	0.614	8.0	c
┡ Path 6	6.829	0	1	1	i_ShiftCk/q_s_reg[1]/C	i_ShiftCk/q_s_reg[2]/D	1.078	0.456	0.622	8.0	c
┡ Path 7	6.833	0	1	1	i_ShiftCk/q_s_reg[0]/C	i_ShiftCk/q_s_reg[1]/D	1.039	0.456	0.583	8.0	c
┡ Path 8	6.834	0	1	1	i_ShiftAk/q_s_reg[0]/C	i_ShiftAk/q_s_reg[1]/D	1.088	0.518	0.570	8.0	c
┡ Path 9	6.903	0	1	1	i_ShiftCk/q_s_reg[5]/C	i_ShiftCk/q_s_reg[6]/D	0.860	0.478	0.382	8.0	С
→ Path 10	6.911	0	1	1	i_ShiftAk/q_s_reg[1]/C	i_ShiftAk/q_s_reg[2]/D	1.008	0.518	0.490	8.0	d

Figure 2.8: Summary of all paths

Vivado allows also to see the path in the schematic, as shown in 2.9. Attached with this report there are two file .pdf with the schematic and the critical path of both the versions.




Figure 2.9: The critical path

2.3.3 Max frequency

Knowing the critical path and the relative WNS, is possible to calculate the Max possible frequency that can successfully pilot the circuit. With this implementation the circuit has a clock value of 8 ns, that means a frequency of 125Mhz, but as discussed in the previous section, can be increased.

etup		Hold		Pulse Width		
Worst Negative Slack (WNS):	5,729 ns	Worst Hold Slack (WHS):	0,211 ns	Worst Pulse Width Slack (WPWS):	3,500 ns	
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	13	Total Number of Endpoints:	13	Total Number of Endpoints:	15	

Figure 2.10: Worst Negative Slack Value

Since with a clock of 8ns there is a WNS value equals to 5.729ns, can be calculated the difference:

$$NewPeriod = 8 - 5.729 \tag{2.8}$$

obtaining

$$NewPeriod = 2,271ns (2.9)$$

The latter can be used to perform

$$\frac{1}{2,271*10^{-9}} \simeq 440Mhz \tag{2.10}$$

that is the max frequency at which the system still verifies the constraints.

At this point, editing the time constraint as shown in figure 2.11

Clock <u>n</u> ame:	clkImproved		6
S <u>o</u> urce objects:	[get_ports clk]		@ [
	[get_ports cik]		
Waveform		1	
<u>P</u> eriod:	2.271 🗘	ns	
Rise at:	0 🗘	ns	
E-II	4.435		
Eall at:	1.135 🗘	ns	

Figure 2.11: *Editing time constraint*

a new WNS equal to 0.864 ns is obtained, as shown in figure 3.10.

Setup		Hold		Pulse Width		
Worst Negative Slack (WNS): 0,8	864 ns	Worst Hold Slack (WHS):	0,106 ns	Worst Pulse Width Slack (WPWS):	0,116 ns	
Total Negative Slack (TNS): 0,0	000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns	
Number of Failing Endpoints: 0		Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints: 13		Total Number of Endpoints:	13	Total Number of Endpoints:	15	

Figure 2.12: New WNS with 2,271 as clock period

and no further improvement is possible since use a clock value less than 2.271 ns will provide a negative WNS.

2.3.4 Report LUT Utilization

From this report can be observed an estimation of the utilization. For the Flip Flops 14/35200 are used. They are the sum of the two shift registers. About the I/O, 5/100 pins are used. They are ak, ck, ak_out, clock and the reset.




Figure 2.13: Summary of the utilization

2.3.5 Report power utilization

From this report it's possible to observe an estimation of the power consumption where 5% is for dynimic power and 95% for the static power consumption.




Figure 2.14: Summary of power consumption

Chapter 3

Design and Implementation with one Shift Register

Another possible implementation of the generator polynomial has shown in this chapter. In particular are described the architecture, the vhdl modules, the relative tests with a test bench. Particular attention is given to the differences between the two different versions, focusing on the WNS and the reports provided by VIVADO.

3.1 Architecture Description and Data Flow

Following [1], has been implemented a version that implements the same polynomial eq: 1.2. Using the theory and a single shift register with 10 FF the same result of the previous implementation can be achieved, obtaining also better performances.




Figure 3.1: Logic with one shift register

3.2 VHDL Code

The VHDL implementation of the generator with one shift register instead two, is inside GeneratorCode.vhd.

More in detail has been implemented:

- GeneratorCode.vhd: that describes the entity generator.
- ShiftRegister.vhd: that describes the shift register used to memorize all the past values used to calculate the feed-back polynomial and the feed-forward polynomial.

```
entity ConvolutionalGenerator is
 8
            port (
                                 9
                clk
                ak_inputGen
ak_OutpuTgen
ck_outGen
10
                                                         -- the bit-stream is taken bit a bit
11
12
13
14
15
         end ConvolutionalGenerator;
16
17
   Farchitecture struct of ConvolutionalGenerator is
18
19
            component ShiftReg
20
               generic(N_bit : integer := 10);
21
22
23
               port (
                                : in stu_res
: in std_logic;
24
25
                           a_rst_n : in std_logic;
26
                           ck_out : out std_logic
27
            );
            end component;
```

Figure 3.2: VHDL description of entity generator with one register

In figure 3.2 is shown the code of the generator, and his relative shift register.

Figure 3.3: PortMapping in GeneratorCode.vhd with one shift register

The code of the shift register is:

Figure 3.4: Shift Register

As shown in figure 3.4 at the line 35, q_g_xor that is the feed-back polynomial presented in eq (1.4) is calculated performing:

$$q_{-}g_{-}xor <= q_{s}(7) \ xor \ q_{s}(9)$$
 (3.1)

where $q_s(7)$ and $q_s(9)$ are ck_8 and ck_{-10} .

The latter can be used to perform

$$ck_{\text{out}} \le (ak \ xor \ q_-g_-xor) \ xor \ (q_s(2) \ xor \ q_s(3))$$

$$(3.2)$$

where $q_{-s}(2)$ xor $q_{-s}(3)$ are ak_{-3} and ak_{-4} and togheter form the feed-forward polynomial as presented in eq (1.5).

So the two polynomials, associated with ak can perform the original polynomial (1.2).

3.3 Synthesis under VIVADO

In this section will be described the result of the implementation on VIVADO, taking into account parameters like the Worst Negativa Slack (from now on it will be called WNS), the Worst Hold Slack (from now on it will be called WHS), the LUT structure and the power utilization.

A description for each parameter is provided and, to clarify the schematic of the VIVADO implementation, in the same directory of this report are available two file .pdf with the schemes of this version.

3.3.1 Project summary

The Summary available in VIVADO is a recap of the synthesis and the implementation where there are some information about the timing constraints, the power consumpion and the utilization of the resources.




Figure 3.5: Summary Report with one shift register

Everything shown in figure 3.5 is described in the following sections




Figure 3.6: DashBoard with one shift register

In figure 3.6 there are diagrams with the percentage of utilization of the single resources.

3.3.2 Critical Path

Ad mentioned in 2.3.2 the critical path is a path with the largest delay, and in this version as shown in figure 3.7, the WNS relative at the critical path is 6.437 ns. In the previous version was 5.729 ns, so with this architecture can be reached a higher max frequency.

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source C
Path 1	6.425	1	2	3	i_Shift/q_s_reg[7]/C	i_Shift/q_s_reg[0]/D	1.508	0.642	0.866	8.0	clc_125
→ Path 2	6.732	0	1	1	i_Shift/q_s_reg[0]/C	i_Shift/q_s_reg[1]/D	1.144	0.518	0.626	8.0	clc_125
Path 3	6.752	0	1	3	i_Shift/q_s_reg[7]/C	i_Shift/q_s_reg[8]/D	1.129	0.518	0.611	8.0	clc_125
→ Path 4	6.809	0	1	1	i_Shift/q_s_reg[6]/C	i_Shift/q_s_reg[7]/D	1.128	0.518	0.610	8.0	clc_125
→ Path 5	6.818	0	1	2	i_Shift/q_s_reg[3]/C	i_Shift/q_s_reg[4]/D	1.089	0.456	0.633	8.0	clc_125
→ Path 6	6.822	0	1	2	i_Shift/q_s_reg[2]/C	i_Shift/q_s_reg[3]/D	1.050	0.456	0.594	8.0	clc_125
→ Path 7	6.899	0	1	1	i_Shift/q_s_reg[5]/C	i_Shift/q_s_reg[6]/D	1.037	0.518	0.519	8.0	clc_125
3 Path 8	6.948	0	1	1	i_Shift/q_s_reg[8]/C	i_Shift/q_s_reg[9]/D	0.802	0.419	0.383	8.0	clc_125
→ Path 9	7.110	0	1	1	i_Shift/q_s_reg[4]/C	i_Shift/q_s_reg[5]/D	0.788	0.456	0.332	8.0	clc_125
→ Path 10	7.123	0	1	1	i_Shift/q_s_reg[1]/C	i_Shift/q_s_reg[2]/D	0.748	0.456	0.292	8.0	clc_125

Figure 3.7: Summary of all paths

Vivado allows also to see the path in the schematic, as shown in 3.8. Attached with this report there are two file .pdf with the schematic and the critical path of both the versions.




Figure 3.8: *Critical path with one shift register*

3.3.3 Max frequency

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	6,425 ns	Worst Hold Slack (WHS):	0,188 ns	Worst Pulse Width Slack (WPWS):	3,500 ns
Total Negative Slack (TNS):	0,000 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	10	Total Number of Endpoints:	10	Total Number of Endpoints:	11

Figure 3.9: *WNS with one shift register*

With this architecture, since with a clock of 8ns there is a WNS value equals to 6.437ns, can be calculated the difference:

$$NewPeriod = 8 - 6.425 \tag{3.3}$$

obtaining

$$NewPeriod = 1,575ns$$
 (3.4)

The latter can be used to perform

$$\frac{1}{1,575*10^{-9}} \simeq 634Mhz \tag{3.5}$$

that is the max frequency at which the system still verifies the constraints.

At this point, editing the time constraint as shown in figure 2.11 a new WNS equal to 0.389ns is obtained, as shown in figure 3.10.

etup	Ho	ld		Pulse Width	
Worst Negative Slack (WNS): 0,38	39 ns	Worst Hold Slack (WHS):	0,155 ns	Worst Pulse Width Slack (WPWS):	0,355 ns
Total Negative Slack (TNS): 0,00	00 ns	Total Hold Slack (THS):	0,000 ns	Total Pulse Width Negative Slack (TPWS):	0,000 ns
Number of Failing Endpoints: 0		Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 10		Total Number of Endpoints:	10	Total Number of Endpoints:	11

Figure 3.10: *New WNS with 1,575 as clock period*

and no further improvement is possible since use a clock value less than 1,575 ns will provide a negative WNS.

3.3.4 Report LUT utilization

From this report can be observed an estimation of the utilization. For the Flip Flops 10/35200 are used. They are the size of the only shift registers.

About the I/O, 5/100 pins are used. They are the same of the version with two shift register, i.e ak, ck, akout, clock and the reset.

So the utilization of the flip flops has decreased from 0.04% in the previous version, to 0.03%.




Figure 3.11: LUT utilization with one shift register

3.3.5 Report power utilization

From this report its possible to observe an estimation of the power consumption where 6% is for dynamic power and 94% for the static power consumption.




Figure 3.12: Power consumption with one shift register

Chapter 4

Verification and Simulation of Architecture

To test the correctness of the generator, has been implemented a simulator in C language that allows to test with any possible 16 bit input the implementation in VHDL. The simulator works in the same way for both the implementation, since the only different between them is the number of shift register used.

Through the terminal, the user can choice 16 bit to use in order to test the entire environment, without the need of modifying the code in the Test Bench for each test. The latter advantages comes from by the fact that the Test Bench reads the file 'InputVhd.txt' and writes the output in the file "OutputVhd.txt".

The C simulator will compare 'OutputVhd.txt' with the result of the simulation in order to verify the equality. By this method it's possible to test in a fast way the generator with any possibile $2^N input$.

4.1 Simulation in C language

The executable is in the same directory of GeneratorCode_tb.

Figure 4.1: *Interface of the C simulator*

In figure 4.1 is shown the interface of the terminal. Once started, it:

- takes an input, through the terminal, decided by the user
- writes in 'InputVhd.txt' the input decided.
- simulate the generation of ck
- waits for the user to run the simulation in ModelSym
- since the Test Bench writes the output of the vhdl generator in 'OutputVhd.txt', the C simulator reads it and compare the output of the Test Bench with the output calculated

```
The result of the simulator is:

ck[0] = 1

ck[1] = 0

ck[2] = 1

ck[3] = 0

ck[4] = 1

ck[5] = 0

ck[6] = 1

ck[7] = 1

ck[8] = 0

ck[9] = 1

ck[10] = 0

ck[11] = 0

ck[11] = 0

ck[12] = 0

ck[13] = 1

ck[14] = 1

The output bit-stream has been saved in 'InputVhd.txt'

Now it's possible to run the TestBench!

Once ended, type 'S' to verify the correctness or type 'N' to quit
```

Figure 4.2: A possible output with '1011 0110 0110 1101'

In figure 4.2 is shown the result of the simulation with the input '1011 0110 0110 1101'. At this point the simulator waits for the user that can run the Test Bench.

```
The output bit-stream has been saved in 'InputVhd.txt'

Now it's possible to run the TestBench!

Once ended, type 'S' to verify the correctness or type 'N' to quit s

VhdlOutput[0] = 1 , Simulator_C_Output[0] = 1

VhdlOutput[1] = 0 , Simulator_C_Output[1] = 0

VhdlOutput[2] = 1 , Simulator_C_Output[2] = 1

VhdlOutput[3] = 0 , Simulator_C_Output[3] = 0

VhdlOutput[4] = 1 , Simulator_C_Output[4] = 1

VhdlOutput[5] = 0 , Simulator_C_Output[5] = 0

VhdlOutput[6] = 1 , Simulator_C_Output[6] = 1

VhdlOutput[7] = 1 , Simulator_C_Output[7] = 1

VhdlOutput[8] = 0 , Simulator_C_Output[9] = 1

VhdlOutput[10] = 0 , Simulator_C_Output[10] = 0

VhdlOutput[11] = 0 , Simulator_C_Output[11] = 0

VhdlOutput[12] = 0 , Simulator_C_Output[13] = 1

VhdlOutput[13] = 1 , Simulator_C_Output[14] = 1

VhdlOutput[15] = 1 , Simulator_C_Output[15] = 1
```

Figure 4.3: *Compare the two outputs*

As shown in figure 4.3, once the Test Bench has been runned, typing 'S' on the terminal the simulator reads from 'OutputVhd.txt' the bit-stream created by the Test Bench, called 'VhdlOutput' in figure 4.3, and compare it with 'Simulator_C_Output' that is the output of the C simulator.

As shown in figure 4.3, the input

'1011 0110 0110 1101'

has been codified as

'1010 1011 0100 0111'

and the coding is the same for both the C simulator and the VHDL generator.

4.2 Simulation with TestBench

The Test Bench, since we use the C simulator to create the input bit-stream, becomes a reading from the file 'InputVhd.txt' and, at each clock, an updating of the signal ak_tb and is the same for both the architecture

```
## Sentity ConvolutionalGenerator_tb is end ConvolutionalGenerator_tb;

## architecture bw of ConvolutionalGenerator_tb is

-- Testbench constants

-- Testbench constants

-- Clock period
-- Deriod before the reset deassertion
-- Size of the bit-stream

-- Size of the bit-stream

-- Clock signal constant T_CRST: time:=25 ms;
-- Epriod before the reset deassertion
-- Size of the bit-stream

-- Testbench signals

-- Testbench architecture declaration

-- Clock period
-- Period before the reset deassertion
-- Size of the bit-stream

-- Size of the bit-stream

-- Clock signal, intialized to '0'
-- reset signal
-- ak input signal to connect to the ak port of the simulator
-- ak output signal
-- ak output signal to connect to the ak port of the simulator
-- ak output signal
-- ak out
```

Figure 4.4: VHDL description of TestBench

In figure 4.4 is shown the VHDL description of the generator. The generator has 3 inputs:

- The clock.
- The reset.
- the ak_input from the bit-stream.

and 2 outputs:

- The ak_output.
- The ck_output.

Figure 4.5: *Reading from InputVhd.txt*

In figure 4.5 is shown the process used to:

- Update the input ak_tb at each clock.
- write in 'OutputVhd.txt' the value of ck_tb.

4.3 Wave on Model Sym

ModelSym allows to use 'Wave' in order to verify the output, when the Test Bench is run. It is not comfortable and immediate as using the terminal, like shown in figure 4.3, but is useful in order to verify that also the C simulator is working properly.




Figure 4.6: Test with: '1011 0110 0110 1101'

Using the wave, can be observed at each clock, the evolution of the generator.

In particular:

- ck_tb: Shows the evolution of the clock with 10 ns as period.
- ak_tb: Show the input of the bit-stream at the clock.
- ak_Out_tb: Show the output of ak at the clock. Has the same value of ak_tb.
- ck_tb: Show the output of ck, that is the code generated by the generator.

As shown with the C simulator, the input

'1011 0110 0110 1101'

has been codified as

'1010 1011 0100 0111'

Bibliography

[1] A High Throughput Hardware Architecture for Parallel Recursive Systematic Convolutional Encoders. *Gabriele Meoni, Luca Fanucci, Gianluca Giuffrida*.