Course Title:		Electronic Circu	uits I			
Course Number:		ELE404				
Semester/Year (e.g.F2016)	W2024				
Instructor:		Fei Yuan				
TA:		Md Nooruzzamai	n			
		1				
Assignment/Lab Number:		Final Project				
Assignment/Lab Title:		Amplifier Desig	n Project			
		1				
Submission Date		April 7, 2024				
Due L	Date:	April 7, 2024				
Student LAST Name		Student FIRST Name	Student Number	Section	Signature*	
Kwok	Davi	dy	501175387	08	landel _	

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table of Contents

1.	Introduction	P3
2.	Design and Calculation Summary	P3
3.	Multisim Simulations	P4
4.	Experimental Results	P8
5.	Conclusions and Remarks	P8
6.	Appendix-Calculations	P9

1. Introduction

The purpose of this design project is to design a multistage amplifier circuit that meets all the requirements listed below. This project was simulated using multisim and the calculations for designing the amplifier are found in the appendix.

Specifications:

- Power supply: +10V relative to the ground
- Quiescent current drawn from the power supply: no larger than 10 mA;
- No-load voltage gain (at 1 kHz): $|Avo| = 50 (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $RL = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and RL = 1 k Ω): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 $k\Omega$;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 $k\Omega$ from the E24 series;
- Capacitors permitted: 0. 1 μF , 1. 0 μF , 2. 2 μF , 4. 7 μF , 10 μF , 47 μF , 100 μF , 220 μF ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.
- The output voltage must be free from distortions (clipping, etc.) in all test conditions.
- The source resistance, Rs, must be 600 Ω for all tests.

2. Design and Calculation Summary:

The amplifier design chosen was a multistage amplifier consisting of 3 stages. The first stage and second stage were common emitter amplifiers while the last stage was an emitter follower amplifier. The reason for choosing the first 2 stages to be an common emitter amplifier instead of an common base or emitter follower was because of the requirement of input resistance no smaller than $20k\Omega$ and the need for a 50 voltage gain. With a common base amplifier, since the input source is connected to the emitter of the BJT, the input resistance will be low. This is because the input resistance of a common base amplifier is based on the resistance of the emitter which is approximately less than $1k\Omega$. An emitter follower was not used in the first 2 stages because the maximum gain from an emitter follower is only 1. This results in

the only suitable amplifier being the common emitter for the first 2 stages. For the final stage, an emitter follower is needed to allow the load resistor to be connected without losing gain. The load resistor only being a 1k Ω results in the loss of gain since R_{out} needs to be smaller than R_L . For a common emitter amplifier, the R_{out} is typically too large and will cause a loss of gain. However, in an emitter follower configuration where $R_{out} = 1/g_m$, the low output resistance helps maintain gain even with small load values.

When designing the first stage, the goal was to have a voltage gain of around 10. To do this, the theoretical gain was set to around 12 since the R_{in} of the second stage will lower the gain. The resistors R_{C1} and R_{E1} were calculated to be around $12k\Omega$ and $1k\Omega$ respectively through a ratio related the two with the theoretical voltage gain. The V_{CE1} was also calculated to be 5V as the DC operating voltage is known to be around half of the supply voltage. The quiescent current was calculated using the load line equation and assumptions were made to calculate the rest of the currents I_{R2} , I_{B1} , and I_{E1} . I_{R1} was calculated using a KCL at V_{B1} . With all these values calculated, the rest of the resistance values R_1 and R_2 were calculated. Finally the input resistance was calculated using a KCL at the V_E . For stage 2, the same process was used to calculate all the resistor values.

When designing the last stage, the quiescent current was estimated to be 8.9 mA which is close to the limit of 10 mA, resistor R_{E3} was estimated to be around 680 Ω , and R_5 was estimated to be 36k Ω . With these estimated values, g_{m3} , I_{E3}

3. Multisim Simulations:




Figure 1: 3 Stage Amplifier on Multisim




Figure 2: 3 Stage Amplifier on Multisim Without Load (AC gain = 45.2)




Figure 3: Multisim Graph of Vo and Vi for Figure 2




Figure 4: 3 Stage Amplifier on Multisim With Load (AC gain = 43.1)




Figure 5: Multisim Graph of Vo and Vi for Figure 4

When the circuit is tested without load and Vs is set to 0.083v peak to peak, the resulting Vo is 7.32v peak to peak which is close to the required 8v peak to peak. The voltage gain is also around 45.2 which meets the requirement of within 10% of a 50 gain. When the circuit is tested with the load, the resulting Vo is 6.96 which is above the requirement of over 4v peak to peak. The gain is also around 43.1 which is within the required 90% of the gain without load. The simulated currents were around 710 μ A, 628 μ A, and 9mA all below 10mA which meets the requirements. The input resistances for each stage were 33120 Ω , 28689 Ω , and 23737 Ω respectively which are all above 20k Ω , meeting the requirements. Below are all the values calculated and simulated for comparison.

4. Experimental Results:


Table 1: All the Simulated and Theoretical Results for **Figure 2**


Values	Simulated	Theoretical	
V_{B1}	1.33v	1.0846v	
$ m V_{B2}$	1.17v	1.199v	
V_{B3}	6.81v	6.752v	
$V_{\rm E1}$	0.372v	0.385v	
$ m V_{E2}$	0.541v	0.4994v	
$ m V_{E3}$	6.09v	6.052v	
I_{C1}	710μΑ	385μΑ	
I_{C2}	628μΑ	550μΑ	
I_{C3}	9mA	8.9mA	
A_{V1}	-7.58	-7.951	
A_{V2}	-6.00	-6.3838	
A_{V3}	0.994	0.996	


5. Conclusions and Remarks


To summarize the project, the multistage amplifier that was created used a common emitter for the first two stages and an emitter follower for the last stage. This amplifier met most of the requirements with gain around 45.2 without load which is within the 10% of 50 gain requirement and 43.1 with load which is within the 90% of gain without load requirement. The no load output voltage was around 7.32v peak to peak which doesn't meet the 8v peak to peak requirement although it is close and the output voltage with the load was around 6.96 which meets the requirement of 4v peak to peak or above. The quiescent currents were around 710 μ A, 628 μ A, and 9mA which meet the requirement of the currents being below 10mA. The capacitors were chosen to be 100 μ F which meet the frequency response requirement of 20Hz and 50kHz. The input resistances for each stage were 33120 Ω , 28689 Ω , and 23737 Ω respectively which meets the requirement of input resistances having to be above 20k Ω . There are some discrepancies in comparing the simulated and theoretical results in Table 1 which could be from the assumptions made in the calculations and some errors made due to rounding. Despite the fact that the output voltage without load didn't reach 8v peak to peak , the rest of the values met the requirements so the project was still successful.

5. Appendix-Calculations









	otal Amphiller Gain		+
	se 1: $Av_1 = \frac{Vo_1}{Vin}$	Stage 2:	+
= Ain, Routes	= -9m, (Reill Ring)	$A_{V_2} = \frac{V_{O_2}}{V_{O_1}}$	Ī
33/20	1+ 5m, RE		+
33/201600	= -00(48 (2000 // 2 8684)	$= \frac{-9m_2(R_{C_2} R_{m_2})}{1 + 3m_2 R_{E_2}}$	+
Av = 09822	1+(0.01+3)(1010)		+
	= 125.62	= -0 0211 (8200//23737)	
	(5.8		+
	Av. = - 7.951	= + 128.46	+
			$^{+}$
Stude 3: $Av_3 = \frac{(\beta+1)Re_3}{(\beta+1)Re_3+Re_3/Re_3/Re_6}$		A _{V2} = -6.3838	Ţ
Av ₃ = (0,1)2-10 11-11-	+		+
(BTI)KE3+Thef/Rs//R6			+
= (ISO+1)(680)			
= (150+1)(680)+ 438//220a	N1//2/m		+
(300)(600)1 130//2204	×173000		+
Avs = 0,996			+
			Ţ
TII			+
Total gain = AVXAV, X Ava	X Av ₃		+
= 0.9822×-7.	951× -6.3838× -0.996		
Avtotal = 49.65			+
			+
			$^{+}$
			I
			\perp
			+
			+
			Ţ