suid: 96715933)

Student Name: Davon Grant

1. (2.24) Suppose the program counter (PC) is set to 0×2000 1000. Is it possible to use the jump (j) instruction to set the PC to the address as 0×4000 0000? Is it possible to use the branch-on-equal (beq) instruction to set the PC to this same address? (10 points)

It is not possible become the address is greater than 28 bits. It is not an 18 bit address branch because it is not an 18 bit address

2. (2.27) Translate the following C code to MIPS assembly code. Use a minimum number of instructions. Assume that the values of a, b, i, and j are in registers \$s0, \$s1, \$t0, and \$t1 respectively. Also assume that register \$s2 holds the base address of the array D. (20 points)

for (i = 0; i < a; i++)

for (j = 0; j < b; j++)

for (j = 0; j < b; j++)

D[6*j] = i + j;

bea \$\frac{1}{2}\$ \frac{1}{2}\$ \frac{1}{2}\$

3. (2.28) How many MIPS instructions does it take to implement the C code from the problem 2? If the variables a and b are initialized to 10 and 1, and all elements of D are initially 0, what is the total number of MIPS instructions that is executed to complete the loop?

Ellin on jt

Inner 1009: 3+45+46 Outer 1009: 3+40+4 (Inner) 3+10(4+(3+8)) 153

the total numbered the following C code in MIPS assembly whatens, ... the total numbers of MIPS instructions needed to execute the fundthons (30 points) (30 points) . MIPS instructions needed to execute a long a way as (30 points) STEE M. . . WHERE int fib(int n) { else if (n == 1) return 1; else fib(n-2); return fib(n-) + fib(n-2) fis: add; ebe; addi \$90, 40,-1 exit: In tal, 8ctspl \$59, 35p, -12 ial \$90, 8 (\$sp) In \$10,4(\$58) add \$10, 4 (\$5P) IN \$50,0(\$59) addi 540,50,-1 SW \$50,0(\$58) addi tsp, tsp, 12 \$ +0, \$0, eur \$ +0, \$0, eur \$ 10, \$0, to siti fib)[\$19 キャロ、キャロ、キsu bea ndd

5. (2.33) For each function call (Problem 4), show the contents of the stack after the function call is made. Assume the stack pointer is originally at address 0x7fffffffc, and follow the register conventions as specified in Figure 2.11. (20 pts)

Ox 7 fff ffa8 0x7ffffff0 0×7fffff10 0×7ffffffqc 0x7+++++e.7 0x7fffffg8 0 x 7fffff 90 0x7ff+f+d8 0x7ffffff 0 x7 fffff 16 0 x 7fffffg8 0 x 7 ff + f + 6 6 0x7fffff0 0x7fffff 48 0x7fffff 10 0 x 7 f f f f f 6 7 0x7fffff 9c 0 x7f++ f+ L4

0x7ff+++11

6. (2.39) Write the MIPS assembly code that creates the 32-bit constant 0010 0000 0000 0001 0100 1001 0010 0100(two) and stores that value to register \$t1. (10 pts)

1vi \$t0, 0x 2001 0ti \$t0, 0x 4924 9dd \$t1, \$t0, \$0 Y. 12,405 Assume for a give: processor the CST of alliance is 10, and the same restrictions is 100 and is a feature of the same restrictions, 300 and the same restrictions instructions, 300 and the same restrictions instructions, 100 and the same restrictions instructions.

A furpose that can, more powerful arithmetic instructions are

assume to the learning set, on everage, through the use of

these more powerful asiametic instructions, we can reduce the

number of asiametic instructions tested to execute a program

by 75%, and the cost of increasing the clock cycle time by only

10%. Is this a good design choice? Why?

the server of morning executive

8, Suppose that we tind a way to downle, the performance of attribute instructions. What is the overall speedup of our wachine? What if we find a way to improve the performance of activents instructions by 10 times?

7