


Given: Draw a state diagram for a Mealy machine to find the pattern "0110110" in a series of binary #s, where each new bit appears on the input to the circuit w/ each clk pulse. Active-low output indicates when the last # in the pattern is detected. Allow overlaps

Find: Stat diagram described above

Solution:

$s_0 \Rightarrow$ "ready" state. $s_1 \rightarrow 0$, $s_2 \rightarrow 1$, $s_3 \rightarrow 1$, $s_4 \rightarrow 0$, $s_5 \rightarrow 1$, $s_6 \rightarrow 1 \Rightarrow$ if 0, put active low, if 1 go to s_0 . If s_6 (out=1), goes to s_5 , we will have error. see below



scenario: s_6 goes to s_5 on 1/0

s_5 (1/1) $\rightarrow s_6$; we see 1 pattern

s_6 (1/1) $\rightarrow s_5$; we see 11 pattern

s_5 (1/1) $\rightarrow s_6$; we see 111 pattern

We are stuck detecting 1s forever

and if a 0 is detected at s_6 ,

it will signal pattern detected, but it will

have seen 1111...0, this is why s_6 (1/0) feeds to s_0

pattern detected, output 0 for active low. to allow overlaps, it signals 0 that pattern is found, and goes "keep going"

Given:

S	X			Z
	0	1		
A	B	D	0	
B	C	B	0	
C	B	A	1	
D	B	C	0	

S*

State assignments

$A = 00$

$B = 01$

$C = 11$

$D = 10$

Find: Synthesize a state machine w/ given information. Use 2 state variables, Q_1, Q_2 . Write out the excitation equations & draw schematic using NAND gates and DFFs.

Solution:

S	X (input)		Z (output)
	0	1	
00	01	10	0
01	11	01	0
11	01	00	1
10	01	11	0

S*

State table

$Q_2 Q_1$	X	$Q_2^* Q_1^*$	Z
00	0	01	0
00	1	10	0
01	0	11	0
01	1	01	0
11	0	01	1
11	1	00	1
10	0	01	0
10	1	11	0

*Based on this state table, we have a Moore machine

excitation equations

Q_2^*

$Q_2 \backslash Q_1 X$	00	01	11	10
0	0	1	0	1
1	0	1	0	0

$$Q_2^* = \bar{Q}_1 X + \bar{Q}_2 Q_1 \bar{X}$$

Q_1^*

$Q_2 \backslash Q_1 X$	00	01	11	10
0	1	0	1	1
1	1	1	0	1

$$Q_1^* = \bar{X} + \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$

$$Q_1^* = \bar{X} + Q_2 \oplus Q_1$$

Z

$Q_2 \backslash Q_1 X$	00	01	11	10
0	0	0	0	0
1	0	0	1	1


$$Z = Q_2 Q_1$$

schematic
next
Page

$$D_1 = \bar{X} + Q_2 \oplus Q_1 \quad \text{Logic Diagram}$$

$$D_2 = \bar{Q}_1 X + \bar{Q}_2 Q_1 \bar{X}$$

$$Z = Q_2 Q_1$$




Given:

	XY			
State	00	01	11	10
A	B	C	—	A
B	B	E	—	B
C	F	C	—	E
D	D	F	—	B
E	D	E	—	E
F	F	F	—	A


Find: Assign state variables [Qbits] that avoid critical signal racing. Can add more states, but need to use minimum # Qbits. Assign all 0s to State A. Draw an adjacency diagram for original flow table & write modified flow table & another adjacency diagram to support final state variable assignment

Solution: $\frac{1}{6}$ X/Y input/output



Modified state table

Present state	Next state input		Output	
	x=0	x=1	x=0 y ₁ (x=0)	x=1 y ₂ (x=1)
A	B, C	—	0, 1	1
B	B, C	—	0, 1	1
C	B, C	—	0, 1	1
D	F	B	0	0
E	F	B	0	0
F	A	A	0	0

Given:Find: List all ambiguities in the given state diagramsSolution:a) state A

$X \backslash Y$	0	1
0	C	C
1	B	B

No ambiguities

state B & C has unconditional transitions to D
 \therefore no ambiguities

state D

$X \backslash Y$	0	1
0	A	A
1	A	A

since 2 cells have no value,
 state D is ambiguous

b) state A is ambiguous

$WX \backslash YZ$	00	01	11	10
00	C	\ominus	\ominus	C
01	C	C	C	C
11	C	C	C	C
10	C	\ominus	\ominus	C

state B is ambiguous

$WX \backslash YZ$	00	01	11	10
00	B	B	B	B
01	B	B	B	B
11	$B+A$	$B+A$	$B+A$	$B+A$
10	A	A	A	A

*Note: all circled transitions are why the state is ambiguous. No transition or multiple destinations = ambiguous

Cont \rightarrow

b cont... State C is ambiguous

wx \ yz	00	01	11	10
00	\emptyset	C	C+D	D
01	D	C+D	C+D	D
11	C+D	C+D	C+D	C+D
10	C	C	C+D	C+D

State D is ambiguous

wx \ yz	00	01	11	10
00	-	A	A	-
01	-	-	C	C
11	-	B	B+C	C
10	-	A+B	A+B	-

State A is ambiguous

wx \ yz	00	01	11	10
00	-	-	C	C
01	A	A	A	A
11	A	A	A	A
10	-	-	C	C

State B is ambiguous

wx \ yz	00	01	11	10
00	A	A+C	C	-
01	D+B	C	C	D+B
11	D+B	C	C	D+B
10	A	C+A	C	-

State C is not ambiguous

wx \ yz	00	01	11	10
00	D	A	A	D
01	D	A	A	D
11	D	A	A	D
10	D	A	A	D

State D is ambiguous

wx \ yz	00	01	10	11
00	D	D	\emptyset	\emptyset
01	D	D	D+B	D+B
11	D	D	D+B	D+B
10	D	D	\emptyset	\emptyset

State A is ambiguous

wx \ yz	00	01	11	10
00	D+A	A	A	A
01	D+A	A	A	A
11	C	C	C	C
10	D+C	C	C	C

State B is ambiguous

wx \ yz	00	01	11	10
00	C+B	B	B	B
01	C+A	A	A	A
11	A	A	A	A
10	B	B	B	B

State C is ambiguous

wx \ yz	00	01	11	10
00	B+C	B+D	D	C
01	C	D	D	C
11	C	D	D	C
10	C	D	D	C

State D is ambiguous

wx \ yz	00	01	11	10
00	A+D	D	B	A+B
01	D	D	B	B
11	D	D	B	B
10	D	D	B	B