## HW5, Problem #1

<u>Given:</u> Write AVR code for a 4-bit Möbius counter on the first four diodes of VMLAB's Control Panel

**Find:** AVR Code for description above

## **Solution:**

.include "C:\VMLAB\include\m168def.inc"

ldi r16, 0x0f

ldi r17, 15


out DDRC, r16

loop1:


out PORTC, r17

ror r17

rjmp loop1



ENGR 271 HWS #.2 Philip Nevins 2 Given: Design an 8-bit ring counter using only 2 74xx ICs and no other components Find " Solution: I decided to use 2 74194N ICs. Using these, we can set QA (left most LED in example). to L. and then shift that through the 14194W, Using this line from the datashert. CLR SISO CLK SL SR ABCID QAQBQCQO H L H & X L X X XX L QANQBN PCN This will account for the first 4 LEDS. The next 4 can be done using another 74194N, with Qo from #1 Hed to SL+SR of #2. This was simulated in Multisim. I had to initialize all LEDs on, then "push" the switch twice to initiate the Shift of the L through from the table above. The schematic is on page 3



ENGR 271. Hws #3 Philip Newigs 4

Criven: Consider the divide by 16 Counter Hining

diagram helow;

Find: Glitches for RCO? list them \$ explain

Solution: The 5 circled transitions are glitches.


We know that when 2t bits outside of Qatab

transition at the same time, it is a potential
glitch point. This is shown to us in the reading

on page 560, figure 11-9. These points are when


we have 2+ transitions at the same time, outside

Qatab.




4. One day you decide to have some fun and put together your own JK flip-flop based on the 74109 IC. But during testing you find that the circuit goes into the wrong state because of a timing delay in one of the feedback loops (aka an essential hazard).

From the following schematic identify where an essential hazard could be, simulate it and determine the minimum delay that causes the error. (The schematic shows the JKFF in hold mode.)



Solution: I simulated this in Multisin [schematic#] on page 6]. Since the hazard shows up on "Stage 4" [UBA & UBA], you need to change the rise / fall delay to delay stage 4 Juntil all other stages settle. All components, by default, have a rise/fall delay of 22n/15n. So to eliminate the hazard on stage 4, we need to change the r/f delay of stage 4 to delay until stage 1-3 settles, which is 3x stage 4 r/f delay, 66n/45n Once the delay is changed, we run the simulation and clock any of the digital inputs and we have success! This can be seen on Schematic ttZ



## Schematic #2

