

HW#4, Problem #1

1. There is a sequence of numbers called the Fibonacci sequence: 0, 1, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144,... (see: https://oeis.org/A000045). Using VMLAB write a short AVR program to calculate and move the numbers into SRAM memory starting at address 0x100. Use two bytes per number. The fourth number is 2, so the memory address 0x106 should have the byte 0x00 and address 0x107 should have the byte 0x02 (big-endian). Stop when the numbers no longer fit in two bytes.

```
.include "C:\VMLAB\include\m168def.inc"
ldi r26, 0
ldi r27, 1
ldi r16, 0
ldi r17, 0
ldi r18, 0
ldi r19, 1
                        ;initialize values
loop1:
                       ;loop to do fib calculations
  st x+, r16
  st x+, r17
  add r17, r19
  adc r16, r18
  st x+, r18
  st x+, r19
  add r19, r17
  adc r18, r16
brcc loop1
```



ENGR 271 HW#4 Problem#2 Philip Newins Criven: Use a 74/63 Ic 3 any other combinational logic required to design a counter circuit following 11 states. 4, 5, 6 ... 13, 14, 4 that counts the Find: Design counter [modulo-11] Solution: Modulo-11 (4) 8100F (when out = 1110, triggers 0 > LD triggers 1 > CLR In C- VCC From data sheet, when LD = 0 & CLR = 1, it's the preset data mode, I it loads ABCD. Since 4 (0100) is lowest #, (-> VCC. This also matches with doing the math to Calculate modulo -11 => (output) - (vcc input ties) We can also put 2 inverters (Z) to ensure CLR triggers first, then the 15 value is Loaded.




ENGRZ71 HW#4, Problem#4 Philip Newlas

ring. If min. # state bits is used, is it possible to assign state bits w/o critical racing signals?

Solution: Lets consider 3 states, 2 abits.

we set so = 00, 5, = 01 so we have no racing errors. If we set $S_2 = 11$ to have no racing error at 5, > 52, we have one at 52(11) 75 (0) If we set 52 = 10, we have a racing error at 5, (01) -> 52 (10)

Lets consider 3 states, 3 abits.



We set so, sz-y as follows in fig 1. Our only options open are ool, oll, 101, 111.

To eliminate racing error 50-751, 5, = 001 only. All other options put a racing error 5075,

Now (ool) work to eliminate racing errors at 5, (000) > 52 (010). This instance of having 1 racing errors always ofcurs when we have an odd # of States.

HW#4 Problem #5 Philip Nevins ENGR 271 Given: Design a counter w/ JkFF to produce the following binary sequence: 9,12,11, 13,15, 14, 10,9... Find: Design counter (show all design procedure steps) Solution: Largest #=15 => 1111 : We need 4 FFs Next Present Qq Q3 Q2 Q1 Qy Q3 Q2 Q1 J3 K3 J2 K2 Jy Ky k, 7, 9 0 0 X X 1 0 X X 0 0 0 X X 12 1. X 0 0 0 0 13 0 0 X 1 15 0 14 0 X 0 0 0 10 11 0 0 0 0 PSN PN 1>1 Jx, KO 0>0 TO, KX *Using Jk FF truth table * 691 JI, KX 1-30 JX, KI C J4=X, K4=0 J3 (220) 01 K3, 6201 9403 QyQ3 00 01 11 10 00 00 5 21 01 11 10 X X J3 = Q4Q1 K3=Q4Q3Q1 K2 Q2Q1 Q2 Q1 Q4Q3 QyQ3 01 11 10 00 00 00 01 01 X 1 10

Kz= Qy Qz Qz

Jz = Q4 Q3

