



THE IMAGINATION UNIVERSITY PROGRAMME

RVfpgaEL2 Lab 5

Creating a Vivado Project

Digilent NexysA7 (Nexys4 DDR)

(Revised by Roy Kravitz)

0. INTRODUCTION

To work with and modify the RVfpgaEL2 System, you will need to build a project that includes all the Verilog, SystemVerilog, header, configuration, and text files that define the system. In this lab, we show how to create a Vivado project that targets the SoC used in this course to Digilent's Nexys A7-100T version (i.e. RVfpgaEL2-NexysA7-DDR). By following these same steps, you will be able to modify RVfpgaEL2 -NexysA7-DDR and resynthesize it.

IMPORTANT: If you haven't already done so, install Xilinx's Vivado 2022.2 as explained in the Getting Started Guide.

IMPORTANT: The core frequency of the default RVfpgaEL2 System for a Nexys A7 is 12.5Mhz (see the bitstream provided at [\[RVfpgaNexysA7-DDRPath\]/src/rvfpganexys.bit](#), which is the one generated in the project that you can find at [\[RVfpgaNexysA7-DDRPath\]/Labs/Lab05/project_1/](#)).

1. Creating a Vivado Project for RVfpgaEL2-NexysA7-DDR

You will use Xilinx's Vivado Design Suite to build the RVfpgaEL2-NexysA7-DDR system using the RTL, the Verilog files that define the system. Follow these steps, detailed below, to build the RVfpgaEL2-NexysA7-DDR system and target it to a NexysA7-100T FPGA board.

Step 1. Open Vivado

Step 2. Create a new RTL project

Step 3. Add the RTL source files and the constraint files

Step 4. Select the XC7A100T-1CSG324C as the target FPGA

Step 5. Set rvfpganexys as Top Module, set *common_defines.vh* as global, set *el2_pdef* both as global and as a System Verilog file, add *boot_main.mem* to the project, include folders and add *-sweep* option

Step 6. Generate Bitstream

Step 1. Open Vivado

If you did not install Vivado on your machine as described in the RVfpga Getting Started Guide, do so now. Be sure to install the board files as well.

Now, run Vivado (in **Linux**, open a terminal and type: `vivado`; in **Windows**, open Vivado from the Start menu). The Vivado welcome screen will open. Click on Create Project (see Figure 1).




Figure 1. Vivado welcome screen: Create Project

Step 2. Create a new RTL project

The Create a New Vivado Project Wizard will now open (see Figure 2). Click Next.




Figure 2. Create a New Vivado Project Wizard

Give a name to your project and place it in the `[RVfpgaNexysA7-DDRPath]/Labs/Lab05` folder. Select option *Create project subdirectory*. Then click Next (see Figure 3).




Figure 3. Project Name

Select the project type as RTL Project, and click Next (see Figure 4).




Figure 4. RTL Project

Step 3. Add the RTL source files and the constraint files

In the Add Sources window, click on Add Directories, and select *[RVfpgaNexysA7-DDRPath]/src* (see Figure 5). Make sure both of the following options are selected (as shown in Figure 5):

- Scan and add RTL include files into project

- Add sources from subdirectories

Then click Next.




Figure 5. Add Sources

You will now add the constraints for the system. These files map the signal names to the pins on the board. For example, the LEDs on the NexysA7 FPGA board are connected to FPGA pins on the board through traces in the PCB. Vivado must know this so that it maps the correct signal name in the RTL to the correct FPGA pin.

Note that the signal name `o_led` is the name used in the Verilog code to drive the NexysA7 board

In the Add Constraints window, click on Add Files and select the following files (see Figure 6):

`[RVfpgaNexysA7-DDRPath]/src/rvfpganexys.xdc`
`[RVfpgaNexysA7-DDRPath]/src/LiteDRAM/liteDRAM.xdc`

Then click Next.




Figure 6. Add Constraints

Step 4. Select the Series 7 FPGA on the NexysA7 board as the Default Part

In the Default Part window, click on Parts and then select xc7a100tcsg324-1 (see Figure 7). You may use the Search box to narrow down the results.

Click Next.




Figure 7. Select target part

In the New Project Summary window, click Finish (see Figure 8).




Figure 8. Project Summary

Step 5. Set rvfpganexys.sv as Top Module, set common_defines.vh as global, set el2_pdef as global and System Verilog, add boot_main.mem to the project, include folders and add –sweep option.

Set rvfpganexys as Top Module: You will now set the rvfpganexys module as the top module. In the Sources pane, scroll down under Design Sources, right-click on the rvfpganexys module, and select Set as Top (see Figure 8). You can also find the rvfpganexys module by typing this name in the search box. This sets rvfpganexys as the highest-level module in the hierarchy and the target to be synthesized and implemented onto the FPGA. After setting rvfpganexys as the top module, the hierarchy will update.




Figure 8. Set rvfpganexys as top module

Set files *common_defines.vh* and *el2_pdef* as Global Include and *el2_pdef* as System Verilog: Now, still in the Sources pane under Design Sources, expand the Non-modules file group and click on *common_defines.vh*. The properties of the file will then open in the Source File Properties pane, just below the Sources pane. Click on Global Include to tick that box (see **Figure 9**). The hierarchy will now update and include that file in Design Sources/Global Include.




Figure 9. Set *common_defines.vh* as a Global include file

Do the same with file *el2_pdef*. Then, on the same Window (Source File Properties), set the type of this file as System Verilog (see Figure 10).

*Note (RK): you may have to set the file type to SystemVerilog after the hierarchy updates to include *el2_pdef.vh* in the Global Include folder.*




Figure 10. Set the type of *el2_pdef.vh* as System Verilog.

Add *boot_main.mem* to the project: In the Flow Navigator pane, click on Add Sources, leave the default option (“Add or create design sources”), and click on Add Files (see Figure 11). Navigate to *[RVfpgaNexysA7-DDRPath]/src/VeeRwolf/BootROM/sw* and select *boot_main.mem* (as shown in Figure 11). The hierarchy will update and include that file in Design Sources/Memory File.






Figure 11. Add Memory File *boot_main.mem*

This file (*boot_main.mem*) is used for initializing the Boot ROM of our SoC by invoking it as a parameter in file *[RVfpgaNexysA7-DDRPath]/src/rvfpganexys.sv*:

```
`default_nettype none
module rvfpganexys
#(parameter bootrom_file = "boot_main.mem")
(input wire      clk,
 input wire      rstn,
 output wire [12:0] ddram_a,
 output wire [2:0]  ddram_ba,
 output wire      ddram_ras_n,
 output wire      ddram_cas_n,
```

Section 6.A in the Getting Started Guide contains more information about this file.

Include folders: Include two folders for the Pulp Platform (see Figure 12). In the Flow Navigator pane click on *Settings*, and on the window that opens click on *General* and then on *Verilog options* (). In the new window, add the two following include directories by clicking on  and browsing to the directories:

```
[RVfpgaNexysA7-DDRPath]/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org_axi_0.25.0/include
[RVfpgaNexysA7-DDRPath]/src/OtherSources/pulp-platform.org_common_cells_1.20.0/include
```

Note (RK): Including these folders should eliminate any syntax errors once the hierarchy has been updated.




Figure 12. Include folders for the Pulp Platform

Add -sweep: Finally, add the `-sweep` option to the **Implementation – Opt Design**. (See Figure 13).




Figure 13. Add the -sweep option

Step 6. Generate Bitstream

Now Click on Flow → Generate Bitstream as shown in Figure 14. This process typically takes around 20 minutes, depending on the speed of your computer.




Figure 14. Generate Bitstream

After the bitstream has been generated a window will pop up as shown in Figure 15. Click on the **X** button in the top-right corner to close the window.




Figure 15. Bitstream Generation Completed

Note (RK): Finished with 260 synthesis warnings, 3 implementation warnings and 52 DRC warnings. Bitstream generation was successful.

Now that you have built the RVfpgaEL2-NexysA7-DDR system yourself, you will be able to rebuild RVfpgaEL2-NexysA7-DDR after you make modifications to it in Labs 6-9. You can now also use RVfpgaEL2-NexysA7-DDR system you just built to download and run programs on it.

IMPORTANT: You can find the bitstream just generated by Vivado in folder:

```
[RVfpgaNexysA7-DDRPath]/Labs/Lab05/project_2/<project name>/impl_1
```

It is recommended that you use Catapult SDK to download RVfpgaEL2-NexysA7-DDR onto the Nexys A7 board, as described in Labs 1-4 and in the RVfpgaEL2 Getting Started Guide (GSG) in detail. As also described in the GSG and Labs 1-4, after downloading the RVfpgaEL2-NexysA7-DDR system onto the FPGA on the Nexys A7 board, you will use Catapult SDK to download and run/debug programs on RVfpgaEL2-NexysA7-DDR board.