

### THE IMAGINATION UNIVERSITY PROGRAMME

RVfpga Lab 7
7-Segment Displays
Boolean board
(Revisions by Roy Kravitz)



### 1. INTRODUCTION

This lab describes how the RVfpga System was extended to work with 7-segment displays and shows how to modify the 7-segment display controller. The Boolean board has eight 7-segment displays. We first describe how they work (Section 2) and then analyse the high-level specification of the 8-digit 7-segment display controller included in the RVfpga System and provide some fundamental exercises (Sections 3 and 4). Finally, we analyse the low-level implementation of this controller, perform a Verilator simulation and provide additional exercises where you will modify and experiment with the controller implementation (Sections 5 and 6).

### 2. 7-SEGMENT DISPLAYS ON THE BOOLEAN BOARD

The Boolean board includes two 4-digit seven-segment displays (8 total digits) that use a common anode configuration (see Figure 1). A lot of information can be found at <a href="https://www.realdigital.org/hardware/boolean#resources">https://www.realdigital.org/hardware/boolean#resources</a>.





Figure 1. 8-digit 7-segment displays on the Boolean board

A seven-segment display is built from individual LED's arranged in a figure-8 pattern as shown. Any LED/segment can be individually illuminated, so any one of 128 different patterns can be shown; specifically, among these 128 patterns, the decimal digits can be displayed as shown in Figure 2.





3

### Figure 2. Patterns corresponding to decimal digits

The anodes of the seven LEDs for a single digit are tied together into one "common anode" circuit node, but the LED cathodes remain separate (see Figure 3). The four common anode signals, one for each digit, act as a "digit enable". The cathodes of the same segment on all four digits are connected into seven signals. (Note that an eighth signal exists for the decimal point, DP, but we will not use it in this lab.) This signal connection scheme creates a multiplexed display, where the cathode signals are common to all digits, but they can only illuminate the segments of the digit whose corresponding anode signal is asserted. All these signals are driven low when active.




Figure 3. Connection of one 7-segment Display Digit on the Boolean board

A scanning display controller circuit can be used to show an 8-digit number on the 8-digit 7-segment displays. This circuit drives the cathodes with the pattern of each digit in a repeating continuous succession at an update rate that is faster than the human eye can detect; at the same time the circuit drives the anodes one at a time. Thus, each digit is illuminated just one-eighth of the time, but, because the eye cannot perceive the darkening of a digit before it is illuminated again, the digit appears to be continuously illuminated.

For each of the 8 digits to appear bright and continuously illuminated, all eight digits should be driven once every 1 to 16 ms, and each digit would be illuminated for 1/8 of the refresh cycle (e.g., for a 16ms refresh cycle, each digit is illuminated for 2ms). As explained above, the controller must drive the cathodes of a digit low with the correct pattern while the corresponding anode signal is also driven low.

# 3. HIGH-LEVEL SPECIFICATION OF THE 8-DIGIT 7-SEGMENT DISPLAY CONTROLLER

In this section, we first describe and analyse the high-level specification of the 8-digit 7-segment displays controller used in the RVfpga System, and then we provide exercises for using it.

### A. High-level specification

The 8-digit 7-segment display controller used in this course has been custom-designed for the RVfpga System. It includes two registers, called *Enables\_Reg* and *Digits\_Reg*, that are mapped to addresses 0x80001038 and 0x8000103C respectively (note that these addresses



are unused addresses within the address range reserved for the System Controller, which you can view at <a href="https://github.com/chipsalliance/VeeRwolf">https://github.com/chipsalliance/VeeRwolf</a>).

<u>TASK</u>: Locate the declaration of registers *Enables\_Reg* and *Digits\_Reg*, as well as the place where they are assigned a value. The 8-digit 7-segment displays is implemented in file: [RVfpgaBooleanPath]/src/VeeRwolf/Peripherals/SystemController/veerwolf\_syscon.sv

Enables\_Reg is an 8-bit register where each bit determines if the corresponding digit is ON (0) or OFF (1). Digits\_Reg is a 32-bit register where each 4-bit group represents the hexadecimal value to show in the corresponding digit. For example, to show 71 on the two right-most digits, the programmer would assign the following values to the registers:

- Enables\_Reg = 0xFC (two right-most digits enabled)

-  $Digits_Reg = 0x00000071$  (value = 71)

### 4. FUNDAMENTAL EXERCISES

**Exercise 1.** Write a RISC-V assembly program and a C program that shows the value of the switches on the four right-most digits of the 7-segment displays.

**Exercise 2.** Write a RISC-V assembly program and a C program that shows the string "0-1-2-3-4-5-6-7-8" moving from the right to the left of the 8-digit 7-segment displays. That is, 0 should show up on the right-most digit first. Then it should move to the left and 1 should show up on the right-most digit, and so on.

## 5. 8-DIGIT 7-SEGMENT DISPLAY CONTROLLER: LOW-LEVEL IMPLEMENTATION

Up until this point, we have shown how to use the 8-digit 7-segment displays only. In this section, we describe their low-level implementation and then we provide exercises for modifying the 8-digit 7-segment display controller.

Like previous general-purpose I/O (GPIO) labs, we divide the analysis of the 8-digit 7-segment display controller into three phases:

- 1. Connection between the SoC and the I/O device on the board (left shadowed region in Figure 4);
- 2. Integration of the new controller, which is included inside the VeeRwolfX System Controller contained in the SoC (middle shadowed region in Figure 4);
- 3. Connection between the new controller and the VeeR EL2 Core (right shadowed region in Figure 4).






Figure 4. 8-digit 7-segment displays controller analysis in 3 phases

### 1. Connection of the 7-segment display to the SoC

The constraints file of the project ([RVfpgaBooleanPath]/src/rvfpgaboolean.xdc) defines the connection between the input/output SoC signals and the board. Each I/O device on the Boolean board FPGA board is connected to a specific FPGA pin. The signal that connects the eight anodes (see Figure 3) is called AN[i] (with i ranging from 0-7), and the signals that connect the cathodes of similar segments on all 4 digits (see Figure 3) are called CA/ CA\_1, CB/ CB\_1, CC/ CC\_1, CD/CD\_1, CE/ CE\_1, CF/ CF\_1 and CG / CG\_1. Figure 5 shows the snippet of the constraints file where these connections are defined.

```
# On-board 7-Segment display 0
set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS33} [get_ports {AN[4]}]
set_property -dict {PACKAGE_PIN C4 IOSTANDARD LVCMOS33} [get_ports {AN[5]}]
set property -dict {PACKAGE PIN C7 IOSTANDARD LVCMOS33} [get ports {AN[6]}]
set property -dict {PACKAGE PIN A8 IOSTANDARD LVCMOS33} [get ports {AN[7]}]
set property -dict {PACKAGE_PIN D7 IOSTANDARD LVCMOS33} [get_ports {CA}]
set property -dict {PACKAGE_PIN C5 IOSTANDARD LVCMOS33} [get_ports {CB}]
set_property -dict {PACKAGE_PIN A5 IOSTANDARD LVCMOS33} [get_ports {CC}]
set_property -dict {PACKAGE_PIN B7 IOSTANDARD LVCMOS33} [get_ports {CD}]
set_property -dict {PACKAGE_PIN A7 IOSTANDARD LVCMOS33} [get_ports {CE}]
set property -dict {PACKAGE PIN D6 IOSTANDARD LVCMOS33} [get ports {CF}]
set property -dict {PACKAGE PIN B5 IOSTANDARD LVCMOS33} [get ports {CG}]
# On-board 7-Segment display 1
set_property -dict {PACKAGE_PIN H3 IOSTANDARD LVCMOS33} [get_ports {AN[0]}]
set property -dict {PACKAGE PIN J4 IOSTANDARD LVCMOS33} [get ports {AN[1]}]
set property -dict {PACKAGE PIN F3 IOSTANDARD LVCMOS33} [get ports {AN[2]}]
set_property -dict {PACKAGE_PIN E4 IOSTANDARD LVCMOS33} [get_ports {AN[3]}]
set property -dict {PACKAGE PIN F4 IOSTANDARD LVCMOS33} [get_ports {CA_1}]
set_property -dict {PACKAGE_PIN J3 IOSTANDARD LVCMOS33} [get_ports {CB_1}]
set_property -dict {PACKAGE PIN D2 IOSTANDARD LVCMOS33} [get_ports {CC 1}]
set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports {CD_1}]
set property -dict {PACKAGE PIN B1 IOSTANDARD LVCMOS33} [get ports {CE 1}]
set_property -dict {PACKAGE_PIN H4 IOSTANDARD LVCMOS33} [get_ports {CF_1}]
set_property -dict {PACKAGE_PIN D1 IOSTANDARD LVCMOS33} [get_ports {CG_1}]
```

Figure 5. Connection of the two 4-digit 7-segment displays inputs (file *rvfpgaboolean.xdc*).



6

In the top-module of our system (module **rvfpgaboolean**, implemented in file [RVfpgaBooleanPath]/src/rvfpgaboolean.sv) you can find the 8-digit 7-segment displays input signals connected to the SoC and at the end of that module you can find their connection to the **veerwolf\_core** module (see Figure 6).

```
module rvfpgaboolean
 #(parameter bootrom file = "boot main.mem")
                    clk,
  (input wire
   input wire
                    i_uart_rx,
   output wire
                    o uart tx,
   inout wire [15:0] \bar{i} sw,
   output rea
   output reg [7:0]
                    AN,
   output reg
                    CA, CB, CC, CD, CE, CF, CG, CA_1, CB_1, CC_1, CD_1, CE_1, CF_1, CG
                  .o ram rready
                                          (ram rready),
                  .i ram init done
                                          (1'b1),
                  .i ram init error
                                          (1'b0),
                                                             [15:0]}),
                  .AN (AN),
                  .Digits Bits ({CA,CB,CC,CD,CE,CF,CG}))
               always @(posedge clk core) begin
                  o led[15:0] <= gpio out[15:0];
               end
               always @(posedge clk) begin
                CA 1 \le CA;
               CB 1 <= CB;
                CC
                   1 <= CC;
                   1 <= CD;
                CE 1 <= CE:
                CF 1 <= CF;
                CG 1 <= CG;
               end
```

Figure 6. Connection of the two 4-digit 7-segment displays to the SoC (file: rvfpgaboolean.sv).

Finally, the two signals are inserted from the **veerwolf\_core** module into the System Controller module (**veerwolf\_syscon**) (see Figure 7), where the 8-digit 7-segment display controller is implemented.



```
veerwolf syscon
 #(.clk freq hz (clk freq hz))
syscon
  (.i clk
                       (wb_rst),
   .i rst
                      (gpio_irq),
(ptc_irq),
(timer_irq),
   .gpio_irq
   .ptc_irq
   .o_timer_irq (timer_irq
.o_sw_irq3 (sw_irq3),
.o_sw_irq4 (sw_irq4),
   .i_ram_init_done (i_ram_init_done),
   .i_ram_init_error (i_ram_init_error),
   .o_nmi_vec (nmi_vec),
.o nmi int (nmi_int),
   .i_wb_adr
                    (wb_m2s_sys_adr[5:0]),
(wb_m2s_sys_dat),
(wb_m2s_sys_sel),
   .i_wb_sel
   .i wb we
                       (wb m2s sys we),
   .i_wb_cyc
                        (wb_m2s_sys_cyc),
   .i_wb_stb
                        (wb_m2s_sys_stb),
   .o wb rdt
                        (wb s2m sys dat),
                         (wh s2m sys ack),
   .AN (AN),
   .Digits Bits (Digits Bits));
```

Figure 7. Connection of the 8-digit 7-segment displays to the System Controller (file: veerwolf core.v).

<u>TASK</u>: Follow these signals (*CA-CG*, *CA\_1-CG\_1* and *AN*) from the constraints file to the System Controller module (where *CA-CG* are merged into array *Digits\_Bits*). You will need to inspect the following files:

[RVfpgaBooleanPath]/src/rvfpgaboolean.xdc

[RVfpgaBooleanPath]/src/rvfpgaboolean.sv

[RVfpgaBooleanPath]/src/VeeRwolf/veerwolf\_core.v

[RVfpqaBooleanPath]/src/VeeRwolf/Peripherals/SystemController/veerwolf syscon.sv

#### 2. Integration of the 8-digit 7-segment display controller into the SoC

#### In module veerwolf\_syscon

([RVfpgaBooleanPath]/src/VeeRwolf/Peripherals/SystemController/veerwolf\_syscon.sv) the 8-digit 7-segment display controller is instantiated and integrated in the SoC (see Figure 8).

```
module SevSegDisplays_Controller(

input wire clk,
input wire rst_n,
input wire [7:0] Enables_Reg,
input wire [31:0] Digits_Reg,
output wire [7:0] AN,
output wire [6:0] Digits Bits);
```

Figure 8. 8-digit 7-segment displays controller instantiation (file: veerwolf syscon.sv).

The **SevSegdisplays\_Controller** module receives, in addition to the clock signal (*i\_clk*, renamed as *clk*) and the reset signal (*i\_rst*, renamed as *rst\_n*), two input signals



(Enables\_Reg and Digits\_Reg), which are the two memory-mapped control registers already described. This module outputs two signals, AN and Digits\_Bits, which are connected to the 7-segment displays on the board. For the example showing 71 on the two right-most digits, the **SevSegdisplays\_Controller** would assign the following values to signals AN and Digits\_Bits:

- From 0 to 2ms: Signal AN[0] is low to enable digit 0 (the right-most digit) to display. Signals Digits\_Bits[5] and Digits\_Bits[4] (that correspond to CB and CC) are also low to display "1" on digit 0 (the right-most digit). All other signals are high.
- From 2 to 4ms: Signal AN[1] is low to enable digit 1 to display. Digits\_Bits[6], Digits\_Bits[5] and Digits\_Bits[4] (that correspond to CA, CB, and CC) are high to display "7" on digit 1. All other signals are high.
- From 4 to 16ms: AN[2]...AN[7] are high in 2 ms intervals so that they do not display values. The segments are also high for the remaining digits, digits 2-7.

The **SevSegdisplays\_Controller** module is implemented in file [RVfpgaBooleanPath]/src/VeeRwolf/Peripherals/SystemController/veerwolf\_syscon.sv. It contains the following subunits:

- Two multiplexers select the value to send to the *AN* and *Digits\_Bits* signals every 2ms. The multiplexer is implemented inside module **SevSegMux**.
- For creating the 2ms period, we use a counter module provided in files counter.sv and delta\_counter.sv, both included in folder [RVfpgaBooleanPath]/src/OtherSources/pulp-platform.org\_\_common\_cells\_1.20.0/src. The counter is configured to count from 0 to 2<sup>19</sup>, and the 3 most significant bits, which change approximately every 2ms, are used as the select signals for the two multiplexers described above.
- A decoder is implemented in module **SevenSegDecoder**, which outputs the segment values for a given 4-bit hexadecimal value.

<u>TASKS</u>: Analyse the <u>SevSegdisplays\_Controller</u> module in detail. The simulation performed in the next section can help you on this task. You can also extend the simulation with new signals if necessary.

### 3. Connection between the 8-digit 7-segment displays controller and the VeeR EL2 Core

As described in Lab 6, the device controllers are connected to the VeeR EL2 Core using a multiplexer (see Figure 4). Remember that the 5:1 multiplexer (Figure 9) is instantiated in file [RVfpgaBooleanPath]/src/VeeRwolf/Interconnect/WishboneInterconnect/wb\_intercon.v.
Then, the wb\_intercon module is instantiated in file [RVfpgaBooleanPath]/src/VeeRwolf/Interconnect/WishboneInterconnect/wb\_intercon.vh.
This latter file is included in the veerwolf\_core module located here: [RVfpgaBooleanPath]/src/VeeRwolf/veerwolf\_core.v.

The multiplexer selects which peripheral to read or write, connecting the CPU (*wb\_io\_\** signals) with the Wishbone Bus of one peripheral, depending on the address. For example, if the address generated by the CPU is in the range 0x80001000-0x8000103F, the System Controller is selected, and thus signals *wb\_io\_\** will be connected with signals *wb\_sys\_\**.



```
wb mux
    #(.num slaves (5),
        .MATCH ADDR ({32'h00000000, 32'h00001000, 32'h00001200, 32'h00001400, 32'h00002000}),
        .MATCH MASK ({32'hfffff000, 32'hffffffc0, 32'hfffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hfffffc0, 32'hfffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hffffc0, 32'hfffc0, 32'hffc0, 32'hfffc0, 32'hffc0, 32'hf
 wb_mux_io
      (.wb_clk i
                                (wb clk i),
        .wb rst i (wb rst i),
        .wbm_adr_i (wb_io_adr_i),
        .wbm dat i (wb io dat i),
        .wbm sel i (wb io sel i),
        .wbm_we_i (wb_io_we_i),
.wbm_cyc_i (wb_io_cyc_i),
        .wbm stb i (wb io stb i),
        .wbm cti i (wb io cti i),
        .wbm bte i (wb io bte i),
        .wbm dat o (wb io dat o),
         .wbm ack o (wb io ack o),
        .wbm err o (wb io err o),
        .wbm_rty_o (wb_io_rty_o),
        .wbs adr o ({wb rom adr o, wb sys adr o, wb ptc adr o, wb gpio adr o, wb uart adr o}),
        .wbs dat o ({wb rom dat o, wb sys dat o, wb ptc dat o, wb gpio dat o, wb uart dat o}),
         .wbs_sel_o ({wb_rom_sel_o, wb_sys_sel_o, wb_ptc_sel_o, wb_gpio_sel_o, wb_uart_sel_o}),
        .wbs we o ({wb rom we o, wb sys we o, wb ptc we o, wb gpio we o, wb uart we o}),
        .wbs_cyc_o ({wb_rom_cyc_o, wb_sys_cyc_o, wb_ptc_cyc_o, wb_gpio_cyc_o, wb_uart_cyc_o}),
         .wbs_stb_o ({wb_rom_stb_o, wb_sys_stb_o, wb_ptc_stb_o, wb_gpio_stb_o, wb_uart_stb_o}),
         .wbs_cti_o ({wb_rom_cti_o, wb_sys_cti_o, wb_ptc_cti_o, wb_gpio_cti_o, wb_uart_cti_o}),
        .wbs bte o ({wb rom bte o, wb sys bte o, wb ptc bte o, wb gpio bte o, wb uart bte o}),
         .wbs_dat_i ({wb_rom_dat_i, wb_sys_dat_i, wb_ptc_dat_i, wb_gpio_dat_i, wb_uart_dat_i}),
         .wbs_ack_i ({wb_rom_ack_i, wb_sys_ack_i, wb_ptc_ack_i, wb_gpio_ack_i, wb_uart_ack_i}),
        .wbs err i ({wb rom err i, wb sys err i, wb ptc err i, wb gpio err i, wb uart err i}),
        .wbs_rty_i ({wb_rom_rty_i, wb_sys_rty_i, wb_ptc_rty_i, wb_gpio_rty_i, wb_uart_rty_i}));
```

Figure 9. 7-1 multiplexer that selects the peripheral connected with the CPU (file: wb\_intercon.v).

<u>TASK</u>: Inspect module **veerwolf\_syscon** in order to understand how addresses are mapped in the System Controller. Focus on registers *Enables\_Reg* and *Digits\_Reg* (as we mentioned before, the addresses assigned to these two registers are 0x80001038 and 0x8000103C respectively).

```
14 : begin
    if (i_wb_sel[0]) Enables_Reg[7:0] <= i_wb_dat[7:0];
end
15 : begin
    if (i_wb_sel[0]) Digits_Reg[7:0] <= i_wb_dat[7:0];
    if (i_wb_sel[1]) Digits_Reg[15:8] <= i_wb_dat[15:8];
    if (i_wb_sel[2]) Digits_Reg[23:16] <= i_wb_dat[23:16];
    if (i_wb_sel[3]) Digits_Reg[31:24] <= i_wb_dat[31:24];
end</pre>
```

Figure 10. Connection between the 8-digit 7-segment displays and the Core (file *veerwolf\_syscon.sv*).

### 6. ADVANCED EXERCISES



**Exercise 3.** Modify the controller described in this lab so that the 8-digit 7-segment displays can show any combination of ON/OFF LEDs.

- You do not need an enable register now. Instead, you need eight 7-bit registers.
   Call them: Segments\_Digit0 Segments\_Digit7, one for each of the eight 7 segment displays. In each of these registers, each bit indicates if the
   corresponding segment is ON (0) or OFF (1). For example, if all the bits of the
   first register (Segments\_Digit0) are 0, all segments in the right-most digit will be
   ON, whereas if all the bits of the first register are 1, all segments of the right-most
   digit will be OFF.
- You can map these two new registers to the same addresses that we used before (first remove the two previous registers Enables\_Reg and Digits\_Reg):
  - Segments\_Digit0 ←→ Address 0x80001038
  - Segments Digit1 ←→ Address 0x80001039
  - o ..
  - Segments\_Digit7 ←→ Address 0x8000103F
- Note that you do not need the 4-7 decoder anymore (module SevenSegDecoder), as the information provided by the program is already decoded.

**Exercise 4.** Use the new controller for printing the following on the 8-digit 7-segment displays: "I SAY HI". As usual, implement both RISC-V assembly and C versions of the program.