## **DSP Project**

## SPARTAN6-DSP48A1

## DSP48A1 A Powerful Building Block for FPGA-based DSP


DSP48A1 is a dedicated digital signal processing (DSP) slice found in certain generations of Xilinx FPGAs, specifically the Spartan-6 family. It's designed to accelerate computationally intensive DSP algorithms by providing specialized hardware resources within the FPGA fabric.


## Benefits of using DSP48A1

Improved performance: Dedicated hardware accelerates DSP operations compared to using general-purpose FPGA logic.

Lower power consumption: Optimized hardware design for DSP functions reduces power consumption.

Reduced FPGA resource utilization: Effectively utilizes FPGA resources for DSP-intensive applications.





```
in,out,clk,rst,ce
input clk,rst,ce;
input [WIDTH-1:0] in ;
reg [WIDTH-1:0] out_reg;//output of the register block
    if(RSTTYPE=="ASYNC")begin
if (rst) begin
        out_reg<=0;
     end
 else if(ce) begin
 out_reg<=in;
     if (ce) begin
  if(rst) out_reg<=0;</pre>
     else begin
out_reg<=in;
     end
end
assign out=(SEL==1)? out_reg:in;
endmodule
          A,B,C,D,CARRYIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTDPMODE,RSTP,BCOU
parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYUNTEG=1,COMPODEREG=1,CARRYINSEL="OPMODES",B_INPUT="DIRECT",RSTTYPE=
input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
input CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
output CARRYOUT, CARRYOUTF;
output [35:0] M;
output [47:0] P,PCOUT;
output [17:0] BCOUT;
wire [7:0] wire_opmode;//BEC OPMODE SAME AS INPUTS REGISTED
wire [17:0] out_muxB;
wire [17:0] out_muxB0;
wire [17:0] out_muxA0;
        [17:0] out_ADDER1;
[17:0] out_mux_AFTER_ADDER1;
       [17:0] out_muxA1;
[35:0] out_MULTIP;//CHECK
       [35:0] out_muxM;
[47:0] out_muxX;
wire [47:0] D_A_B;
wire out_mux_Carry_Cascade,CIN,input_CY0;
reg_mux#(1,8,"SYNC") op_mode(OPMODE,wire_opmode,CLK,RSTOPMODE,CEOPMODE);
reg_mux#(1,18,"SYNC") D_REG(D,out_muxD,CLK,RSTD,CED);
reg_mux#(0,18,"SYNC") B0_REG(B,out_muxB0,CLK,RSTB,CEB);
reg_mux#(0,18,"SYNC") A0_REG(A,out_muxA0,CLK,RSTA,CEA);
```

```
reg_mux#(1,48,"SYNC") C_REG(C,out_muxC,CLK,RSTC,CEC);
             assign out_ADDER1=(wire_opmode[6]==1)?(out_muxD-out_muxB0):(out_muxD+out_muxB0);
             assign out_mux_AFTER_ADDER1=(wire_opmode[4]==0)?out_muxB:out_ADDER1;
             reg_mux#(1,18,"SYNC") B1_REG(out_mux_AFTER_ADDER1,out_muxB1,CLK,RSTB,CEB);
             reg_mux#(1,18,"SYNC") A1_REG(out_muxA0,out_muxA1,CLK,RSTA,CEA);
            assign out_MULTIP=out_muxB1*out_muxA1;
            assign BCOUT=out_muxB1;
            reg_mux#(1,36,"SYNC") M_REG(out_MULTIP,out_muxM,CLK,RSTM,CEM);
             assign M=out muxM:
             //assign out mux Carry Cascade=wire opmode[5];//as default
             wire_opmode[5]:(CARRYINSEL=="CARRYIN")?CARRYIN:0;
             reg mux#(1,1,"SYNC") C Y1(out mux Carry Cascade,CIN,CLK,RSTCARRYIN,CECARRYIN);
             assign out muxX=(wire opmode[1:0]==0)?0:(wire opmode[1:0]==1)?out muxM:(wire opmode[1:0]==2)? PCOUT:D A B:
             assign out_muxZ=(wire_opmode[3:2]==0)?0:(wire_opmode[3:2]==1)?PCIN:(wire_opmode[3:2]==2)?PCOUT:out_muxC;
             assign out_ADDER2=(wire_opmode[7]==0)?(out_muxX+out_muxZ):(out_muxZ-(out_muxX+CIN));
             reg_mux#(1,48,"SYNC") P_REG(out_ADDER2,P,CLK,RSTP,CEP);
             reg_mux#(1,1,"SYNC") C_Y0(input_CY0,CARRYOUT,CLK,RSTC,CEC);
             assign CARRYOUTF=CARRYOUT;
  78 endmodule
                                                                                                                                                                                                                                                                                        Ln 78, Col 10
F: > Digtal_temp > Sessions > DSP_Project > 
    DSP_tb.v
    module DSP_tb (
           reg [47:0] C_tb,PCIN_tb;
reg CARRYIN_tb,CLK_tb,CEA_tb,CEC_tb,CEC_tb,CECARRYIN_tb,CED_tb,CEM_tb,CEOPMODE_tb,CEP_tb,RSTA_tb,RSTB_tb,RSTC_tb,RSTCARRYIN_tb,RSTD_tb,RSTM_tb,RSTOPMODE_tb,
           wire CARRYOUT_tb,CARRYOUTF_tb;
wire [35:0] M_tb;
wire [47:0] P_tb,PCOUT_tb;
           wire [17:0] BCOUT tb:
           parameter A0REG_tb=0,A1REG_tb=1,B0REG_tb=0,B1REG_tb=1,CREG_tb=1,DREG_tb=1,DREG_tb=1,PREG_tb=1,CARRYINREG_tb=1,CARRYUNTEG_tb=1,CARRYUNTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,CARRYINTEG_tb=1,
                  DSP48A1#(A0REG_tb,A1REG_tb,B0REG_tb,B1REG_tb,CREG_tb,DREG_tb,MREG_tb,PREG_tb,CRRRYINREG_tb,CARRYOUTREG_tb,OPMODEREG_tb,CARRYINSEL_tb,B_INPUT_tb,RSTTYPE_
                   initial begin
                          forever begin
#2 CLK_tb=~CLK_tb;
                     {\tt RSTA\_tb=1;RSTB\_tb=1;RSTM\_tb=1;RSTP\_tb=1;RSTC\_tb=1;RSTD\_tb=1;RSTCARRYIN\_tb=1;RSTOPMODE\_tb=1;}
            RSTA_tb=0;RSTB_tb=0;RSTM_tb=0;RSTP_tb=0;RSTC_tb=0;RSTD_tb=0;RSTCARRYIN_tb=0;RSTOPMODE_tb=0;
           CEA_tb=1;CEB_tb=1;CEM_tb=1;CEP_tb=1;CEC_tb=1;CED_tb=1;CECARRYIN_tb=1;CEOPMODE_tb=1;
                  A_tb=10;
B_tb=11;
                  CARRYIN_tb=0;
OPMODE_tb=8'b00011101;
                  OPMODE tb=8'b10001101;
```

```
##7 Segment Display
##7 Se
```

```
#set_property -dict { PACKAGE_PIN D18 | IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}] | #set_property -dict { PACKAGE_PIN D19 | IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}] | #set_property -dict { PACKAGE_PIN F18 | IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}] | #set_property -dict { PACKAGE_PIN K19 | IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}] | #set_property -dict { PACKAGE_PIN K19 | IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}] |
set_property CONFIG_VOLTAGE 3.3 [current_design]
 set_property CFGBVS VCCO [current_design]
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
                                                                                                                                                                         -228
                                                                                                                                                                         ) ffffffffffff
```

