



DSP Project





F: > Digital_temp > Sessions > DSP_Project > reg_mux.v

```
1 module reg_mux (
2     in,out,clk,rst,ce
3 );
4
5 parameter SEL=0,WIDTH=1,RSTTYPE="SYNC";
6 input clk,rst,ce;
7 input [WIDTH-1:0] in ;
8 output [WIDTH-1:0] out;// output of the mux block
9
10 reg [WIDTH-1:0] out_reg;//output of the register block
11
12
13
14 always @(posedge clk or posedge rst ) begin// 1st always block for real logic and equating the typical parameters,,1st block if rst asynchchronous he will ent
15     if(RSTTYPE=="ASYNC")begin
16         if (rst) begin
17             out_reg<=0;
18         end
19     else if(ce) begin
20         out_reg<=in;
21     end
22 end
23 end
24 end
25
26 always @(posedge clk) begin// 2always block for the logic using reg wire for the register block
27     if (ce) begin
28         if(rst) out_reg<=0;
29
30     else begin
31         out_reg<=in;
32     end
33 end
34 end
35
36 assign out=(SEL==1)? out_reg:in;
37
38 endmodule
```

Activate Windows

Go to Settings to activate Wi

Ln 37, Col 1 Spaces: 4 UTF-8 CRLF

F: > Digital_temp > Sessions > DSP_Project > DSP.v

```
1
2 module DSP48A1 (
3     A,B,C,D,CARRYIN,M,P,CARRYOUT,CARRYOUTF,CLK,OPMODE,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP,BCOUT
4
5 );
6 parameter A0REG=0,A1REG=1,B0REG=0,B1REG=1,CREG=1,DREG=1,MREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,OPMODEREG=1,CARRYINSEL="OPMODE5",B_INPUT="DIRECT",RSTTYPE="
7 input [17:0] A,B,D,BCIN;
8 input [47:0] C,PCIN;
9 input CARRYIN,CLK,CEA,CEB,CEC,CECARRYIN,CED,CEM,CEOPMODE,CEP,RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP;
10 input [7:0] OPMODE;
11 output CARRYOUT,CARRYOUTF;
12 output [35:0] M;
13 output [47:0] P,PCOUT;
14 output [17:0] BCOUT;
15
16
17 wire [7:0] wire_opmode;//BEC OPMODE SAME AS INPUTS REGISTERED
18 wire [17:0] out_muxB;
19 wire [17:0] out_muxD;
20 wire [17:0] out_muxB0;
21 wire [17:0] out_muxA0;
22 wire [47:0] out_muxC;
23 wire [17:0] out_ADDER1;
24 wire [17:0] out_mux_AFTER_ADDER1;
25 wire [17:0] out_muxB1;
26 wire [17:0] out_muxA1;
27 wire [35:0] out_MULTIP;//CHECK
28 wire [35:0] out_muxM;
29 wire [47:0] out_muxX;
30 wire [47:0] out_muxZ;
31 wire [47:0] out_ADDER2;
32 wire [47:0] D_A_B;
33 wire out_mux_Carry_Cascade,CIN,input_CY0;
34
35 reg_mux#(1,8,"SYNC") op_mode(OPMODE,wire_opmode,CLK,RSTOPMODE,CEOPMODE);
36
37 reg_mux#(1,18,"SYNC") D_REG(D,out_muxD,CLK,RSTD,CED);
38 reg_mux#(0,18,"SYNC") B0_REG(B,out_muxB0,CLK,RSTB,CEB);
39 reg_mux#(0,18,"SYNC") A0_REG(A,out_muxA0,CLK,RSTA,CEA);
40 reg_mux#(1,48,"SYNC") C_REG(C,out_muxC,CLK,RSTC,CEC);
```

Activate Windows

Go to Settings to activate W

```

39 reg_mux#(0,18,"SYNC") A0_REG(out_muxA0,out_muxA1,CLK,RSTA,CEA);
40 reg_mux#(1,48,"SYNC") C_REG(C,out_muxC,CLK,RSTC,CEC);
41
42 assign out_ADDER1=(wire_opmode[6]==1)?(out_muxD-out_muxB0):(out_muxD+out_muxB0);
43
44 assign out_mux_AFTER_ADDER1=(wire_opmode[4]==0)?out_muxB:out_ADDER1;
45
46 reg_mux#(1,18,"SYNC") B1_REG(out_mux_AFTER_ADDER1,out_muxB1,CLK,RSTB,CEB);
47
48 reg_mux#(1,18,"SYNC") A1_REG(out_muxA0,out_muxA1,CLK,RSTA,CEA);
49
50
51 assign out_MULTIP=out_muxB1*out_muxA1;
52 assign BCOUT=out_muxB1;
53
54 reg_mux#(1,36,"SYNC") M_REG(out_MULTIP,out_muxM,CLK,RSTM,CEM);
55
56 assign M=out_muxM;
57
58 //assign out_mux_Carry_Cascade=wire_opmode[5];//as default
59
60 assign out_mux_Carry_Cascade=(CARRYINSEL=="OPMODE5")?
61 wire_opmode[5]:(CARRYINSEL=="CARRYIN"?CARRYIN:0;
62
63 reg_mux#(1,1,"SYNC") C_Y1(out_mux_Carry_Cascade,CIN,CLK,RSTCARRYIN,CECARRYIN);
64
65 assign out_muxX=(wire_opmode[1:0]==0)?0:(wire_opmode[1:0]==1)?out_muxM:(wire_opmode[1:0]==2)? PCOUT:D_A_B;
66
67 assign out_muxZ=(wire_opmode[3:2]==0)?0:(wire_opmode[3:2]==1)?PCIN:(wire_opmode[3:2]==2)?PCOUT:out_muxC;
68
69 assign out_ADDER2=(wire_opmode[7]==0)?(out_muxX+out_muxZ):(out_muxZ-(out_muxX+CIN));
70
71 reg_mux#(1,48,"SYNC") P_REG(out_ADDER2,P,CLK,RSTP,CEP);
72
73 reg_mux#(1,1,"SYNC") C_Y0(input_CY0,CARRYOUT,CLK,RSTC,CEC);
74
75 assign CARRYOUTF=CARRYOUT;
76
77 assign PCOUT=P;
78 endmodule

```

Ln 78, Col 10

F:\> Digital_temp > Sessions > DSP_Project > DSP_tb.v

```

1 module DSP_tb (
2
3 );
4 reg [17:0] A_tb,B_tb,D_tb,BCIN_tb;
5 reg [47:0] C_tb,PCIN_tb;
6 reg CARRYIN_tb,CLK_tb,CEA_tb,CEB_tb,CEC_tb,CECARRYIN_tb,CED_tb,CEM_tb,CEOPMODE_tb,CEP_tb,RSTA_tb,RSTB_tb,RSTC_tb,RSTCARRYIN_tb,RSTD_tb,RSTM_tb,RSTOPMODE_tb,
7 reg [7:0] OPMODE_tb;
8 wire CARRYOUT_tb,CARRYOUTF_tb;
9 wire [35:0] M_tb;
10 wire [47:0] P_tb,PCOUT_tb;
11 wire [17:0] BCOUT_tb;
12
13 parameter A0REG_tb=0,A1REG_tb=1,B0REG_tb=0,B1REG_tb=1,CREG_tb=1,DREG_tb=1,MREG_tb=1,PREG_tb=1,CARRYINREG_tb=1,CARRYOUTREG_tb=1,OPMODEREG_tb=1,CARRYINSEL_tb=
14
15 DSP48A1#(A0REG_tb,A1REG_tb,B0REG_tb,B1REG_tb,CREG_tb,DREG_tb,MREG_tb,PREG_tb,CARRYINREG_tb,CARRYOUTREG_tb,OPMODEREG_tb,CARRYINSEL_tb,B_INPUT_tb,RSTTYPE_
16
17 initial begin
18     CLK_tb=0;
19     forever begin
20         #2 CLK_tb=~CLK_tb;
21     end
22 end
23 initial begin
24     RSTA_tb=1;RSTB_tb=1;RSTM_tb=1;RSTP_tb=1;RSTC_tb=1;RSTD_tb=1;RSTCARRYIN_tb=1;RSTOPMODE_tb=1;
25     #20; // testin the rst signals
26     RSTA_tb=0;RSTB_tb=0;RSTM_tb=0;RSTP_tb=0;RSTC_tb=0;RSTD_tb=0;RSTCARRYIN_tb=0;RSTOPMODE_tb=0;
27
28     CEA_tb=1;CEB_tb=1;CEM_tb=1;CEP_tb=1;CEC_tb=1;CED_tb=1;CECARRYIN_tb=1;CEOPMODE_tb=1;
29     A_tb=10;
30     B_tb=11;
31     C_tb=12;
32     D_tb=13;
33     CARRYIN_tb=0;
34     OPMODE_tb=8'b00011101;
35     #20;
36     OPMODE_tb=8'b10001101;
37 #20;
38 $stop;
39 end
40 endmodule

```

Activate Windows
Go to Settings to activate W

F:\> Digital_temp > Sessions > DSP_Project > Constraints_basys3.xdc

```
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
9
10
11 ## Switches
12 #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
13 #set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
14 #set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
15 #set_property -dict { PACKAGE_PIN W17    IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
16 #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
17 #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
18 #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
19 #set_property -dict { PACKAGE_PIN W13    IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
20 #set_property -dict { PACKAGE_PIN V2     IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
21 #set_property -dict { PACKAGE_PIN T3     IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
22 #set_property -dict { PACKAGE_PIN T2     IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23 #set_property -dict { PACKAGE_PIN R3     IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24 #set_property -dict { PACKAGE_PIN W2     IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25 #set_property -dict { PACKAGE_PIN U1     IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26 #set_property -dict { PACKAGE_PIN T1     IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27 #set_property -dict { PACKAGE_PIN R2     IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
29
30 ## LEDs
31 #set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
32 #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
33 #set_property -dict { PACKAGE_PIN U19    IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
34 #set_property -dict { PACKAGE_PIN V19    IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
35 #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
36 #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
37 #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
38 #set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
39 #set_property -dict { PACKAGE_PIN V13    IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
40 #set_property -dict { PACKAGE_PIN V3     IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
```

Ln 8, Col 82 S

```

46 #set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
47
48
49 ##7 Segment Display
50 #set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS33 } [get_ports {seg[0]}]
51 #set_property -dict { PACKAGE_PIN W6 IOSTANDARD LVCMOS33 } [get_ports {seg[1]}]
52 #set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS33 } [get_ports {seg[2]}]
53 #set_property -dict { PACKAGE_PIN V8 IOSTANDARD LVCMOS33 } [get_ports {seg[3]}]
54 #set_property -dict { PACKAGE_PIN U5 IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
55 #set_property -dict { PACKAGE_PIN V5 IOSTANDARD LVCMOS33 } [get_ports {seg[5]}]
56 #set_property -dict { PACKAGE_PIN U7 IOSTANDARD LVCMOS33 } [get_ports {seg[6]}]
57
58 #set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports dp]
59
60 #set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS33 } [get_ports {an[0]}]
61 #set_property -dict { PACKAGE_PIN U4 IOSTANDARD LVCMOS33 } [get_ports {an[1]}]
62 #set_property -dict { PACKAGE_PIN V4 IOSTANDARD LVCMOS33 } [get_ports {an[2]}]
63 #set_property -dict { PACKAGE_PIN W4 IOSTANDARD LVCMOS33 } [get_ports {an[3]}]
64
65
66 ##Buttons
67 #set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports rst]
68 #set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports btnU]
69 #set_property -dict { PACKAGE_PIN W19 IOSTANDARD LVCMOS33 } [get_ports btnL]
70 #set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports btnR]
71 #set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports btnD]
72
73
74 ##Pmod Header JA
75 #set_property -dict { PACKAGE_PIN J1 IOSTANDARD LVCMOS33 } [get_ports {JA[0]}];#Sch name = JA1
76 #set_property -dict { PACKAGE_PIN L2 IOSTANDARD LVCMOS33 } [get_ports {JA[1]}];#Sch name = JA2
77 #set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS33 } [get_ports {JA[2]}];#Sch name = JA3
78 #set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports {JA[3]}];#Sch name = JA4
79 #set_property -dict { PACKAGE_PIN H1 IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name = JA7
80 #set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8
81 #set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS33 } [get_ports {JA[6]}];#Sch name = JA9
82 #set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name = JA10
83
84 ##Pmod Header JB
85 #set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33 } [get_ports {JB[0]}];#Sch name = JB1

```





```


133 #set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVCMOS33 } [get_ports RsRx]
134 #set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports RsTx]
135
136
137 ##USB HID (PS/2)
138 #set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Clk]
139 #set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Data]
140
141
142 ##Quad SPI Flash
143 ##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
144 ##STARTUPE2 primitive.
145 #set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}]
146 #set_property -dict { PACKAGE_PIN D19 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
147 #set_property -dict { PACKAGE_PIN G18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}]
148 #set_property -dict { PACKAGE_PIN F18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}]
149 #set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
150
151
152 ## Configuration options, can be used for all designs
153 set_property CONFIG_VOLTAGE 3.3 [current_design]
154 set_property CFBVS VCC0 [current_design]
155
156 ## SPI configuration mode options for QSPI boot, can be used for all designs
157 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]

```

Ln 8, Col 82 Spaces: 4







Timing			
Design Timing Summary			
General Information			
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
Check Timing (324)			
Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			
User Ignored Paths			
Unconstrained Paths			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS):		Worst Hold Slack (WHS):	Worst Pulse Width Slack (WPWS):
3.152 ns		0.213 ns	4.500 ns
Total Negative Slack (TNS):		Total Hold Slack (THS):	Total Pulse Width Negative Slack (TPWS):
0.000 ns		0.000 ns	0.000 ns
Number of Failing Endpoints:		Number of Failing Endpoints:	Number of Failing Endpoints:
0		0	0
Total Number of Endpoints:		Total Number of Endpoints:	Total Number of Endpoints:
139		139	179
All user specified timing constraints are met.			

Ac
Go

