

Taehyun Lim

Semiconductor Devices and Nanoelectronics Research Candidate

taehyun.lim@example.com | Seoul, Republic of Korea | github.com/example-10

FICTIONAL TEST DOCUMENT - all names and details are fabricated

RESEARCH INTERESTS

2d materials, transistor reliability, and nanoscale device fabrication.

EDUCATION

B.S. in Electrical Engineering - Hansol University (fictional), 2021-2025

- GPA: 4.03/4.50; expected graduation: February 2026. Relevant coursework: Semiconductor Physics, Microfabrication, Electronic Devices.

RESEARCH EXPERIENCE

Nano Device Laboratory | Laboratory Intern | 2024-2025

- Assisted with probe-station measurements and organized current-voltage data under an established lab procedure.
- Prepared bias-stress summaries for test devices and checked metadata consistency before group meetings.

SELECTED PROJECT

FET Reliability Report | Teaching Lab Project | 2025

- Analyzed threshold-voltage drift across repeated stress cycles and reported variability and measurement limitations.

TECHNICAL SKILLS

Python, MATLAB, parameter analyzer, cleanroom safety, AFM basics, LaTeX.

PUBLICATION / PRESENTATION

T. Lim, 'Bias-Stress Reliability in Teaching-Lab FET Measurements,' Device Research Poster, 2025. (Fictional)