# All About JavaScriptCore's Many Compilers

Filip Pizlo Apple Inc.



#### webkit.org

https://svn.webkit.org/repository/webkit/trunk

#### JavaScriptCore.framework



Safari

# Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

# Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

#### Four Tiers

LLInt (interpreter)

Baseline (template JIT)


DFG (less optimizing JIT)

FTL (optimizing JIT)

latency

throughput


#### Four Tiers



latency

throughput

## Four Tiers



latency

throughput

```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```

LLInt


```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```

time


LLInt Ligger

```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```


```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```




```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```



```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```




```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```




```
"use strict";

let result = 0;
for (let i = 0; i < 100000000; ++i) {
    let o = {f: i};
    result += o.f;
}


print(result);</pre>
```



```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```



```
"use strict";
let result = 0;
for (let i = 0; i < 10000000; ++i) {
    let o = {f: i};
    result += o.f;
}
print(result);</pre>
```



Bytecompiler

Bytecompiler

Generatorification

Bytecompiler

Generatorification

Bytecode Linker

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template

JIT

Bytecompiler

Generatorification

Bytecode Linker

LLInt

DFG

Bytecode Template

JIT

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template

JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer

DFG-to-B3 lowering

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer

DFG-to-B3 lowering

B3 Optimizer

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template
JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template

JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Parser

Bytecompiler

Generatorification

Bytecode Linker

LLInt

Bytecode Template

JIT

DFG

DFG Bytecode Parser

DFG Optimizer

DFG Backend

FTL

DFG Bytecode Parser

Extended DFG Optimizer


DFG-to-B3 lowering


B3 Optimizer


Instruction Selection


Air Optimizer

Air Backend












## JetStream 2 "gaussian-blur"




# JetStream 2 "gaussian-blur"



# JetStream 2 "raytrace"



# JetStream 2 "raytrace"



## Two WebAssembly Tiers

BBQ (B3 -01)

OMG (B3 -O2)

latency

throughput

## ~9 JIT compilers

JavaScript execution engines:

LLInt (interpreter)

Baseline (template JIT)

DFG (template JIT)

FTL (B3 JIT) Polymorphic Access (template JIT)

Snippet (template JIT)


WebAssembly execution engines:

Wasm BBQ (B3 JIT) Wasm OMG (B3 JIT)

Bonus JITs:

YARR (template regexp JIT)

CSS (template JIT)




#### MacroAssembler


(template JIT toolkit)





#### MacroAssembler

(template JIT toolkit)









## JIT-friendly VM

- Conservative-on-the-stack GC
- Consistent, mostly C-like ABI

## Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

## Template JIT

Goal: decent throughput with low latency.

```
function foo(a, b)
{
    return a + b;
}
```

```
[ 0] enter
[ 1] get_scope loc3
[ 3] mov loc4, loc3
[ 6] check_traps
[ 7] add loc6, arg1, arg2
[ 12] ret loc6
```

```
loc6, arg1, arg2
7] add
  0x2f8084601a65: mov 0x30(%rbp), %rsi
  0x2f8084601a69: mov 0x38(%rbp), %rdx
  0x2f8084601a6d: cmp %r14, %rsi
  0x2f8084601a70: jb 0x2f8084601af2
  0x2f8084601a76: cmp %r14, %rdx
  0x2f8084601a79: jb 0x2f8084601af2
  0x2f8084601a7f: mov %esi, %eax
  0x2f8084601a81: add %edx, %eax
  0x2f8084601a83: jo 0x2f8084601af2
  0x2f8084601a89: or %r14, %rax
  0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

## Template JIT

Portable assembly meta-programming.

```
loc6, arg1, arg2
7] add
  0x2f8084601a65: mov 0x30(%rbp), %rsi
  0x2f8084601a69: mov 0x38(%rbp), %rdx
  0x2f8084601a6d: cmp %r14, %rsi
  0x2f8084601a70: jb 0x2f8084601af2
  0x2f8084601a76: cmp %r14, %rdx
  0x2f8084601a79: jb 0x2f8084601af2
  0x2f8084601a7f: mov %esi, %eax
  0x2f8084601a81: add %edx, %eax
  0x2f8084601a83: jo 0x2f8084601af2
  0x2f8084601a89: or %r14, %rax
  0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

```
[ 7] add loc6, arg1, arg2
0x2f8084601a65: mov 0x30(%rbp), %rsi
0x2f8084601a69: mov 0x38(%rbp), %rdx
0x2f8084601a6d: cmp %r14, %rsi
0x2f8084601a70: jb 0x2f8084601af2
0x2f8084601a76: cmp %r14, %rdx
0x2f8084601a79: jb 0x2f8084601af2
0x2f8084601a7f: mov %esi, %eax
0x2f8084601a81: add %edx, %eax
0x2f8084601a83: jo 0x2f8084601af2
0x2f8084601a83: jo 0x2f8084601af2
0x2f8084601a80: or %r14, %rax
0x2f8084601a80: mov %rax, -0x38(%rbp)
```

```
[ 7] add loc6, arg1, arg2 0x2f8084601a65: mov 0x30(%rbp), %rsi 0x2f8084601a69: mov 0x38(%rbp), %rdx 0x2f8084601a6d: cmp %r14, %rsi 0x2f8084601a70: jb 0x2f8084601af2 0x2f8084601a79: jb 0x2f8084601af2 0x2f8084601a7f: mov %esi, %eax 0x2f8084601a81: add %edx, %eax 0x2f8084601a83: jo 0x2f8084601af2 0x2f8084601a83: jo 0x2f8084601af2 0x2f8084601a83: or %r14, %rax 0x2f8084601a8c: mov %rax, -0x38(%rbp)
```

## if (!m\_leftOperand.isConstInt32()) state.slowPathJumps.append( jit.branchIfNotInt32(m\_left));

```
[ 7] add loc6, arg1, arg2 0x2f8084601a65: mov 0x30(%rbp), %rsi 0x2f8084601a69: mov 0x38(%rbp), %rdx 0x2f8084601a6d: cmp %r14, %rsi 0x2f8084601a70: jb 0x2f8084601af2 0x2f8084601a76: cmp %r14, %rdx 0x2f8084601a79: jb 0x2f8084601af2 0x2f8084601a7f: mov %esi. %eax 0x2f8084601a81: add %edx, %eax 0x2f8084601a83: jo 0x2f8084601af2 0x2f8084601a83: jo 0x2f8084601af2 0x2f8084601a83: jo 0x2f8084601af2 0x2f8084601a83: jo 0x2f8084601af2
```

```
if (!m_leftOperand.isConstInt32())
    state.slowPathJumps.append(
        jit.branchIfNotInt32(m_left));
```

```
jit.branchAdd32(
    Overflow, var.payloadGPR(),
    Imm32(constValue), scratch);
```

#### jit.addPtr(Address(regT3, 48), regT5)

regT5 += loadPtr(regT3, offset = 48)


#### jit.addPtr(Address(regT3, 48), regT5)

regT5 += loadPtr(regT3, offset = 48)

addq 48(%rcx), %r10

#### jit.addPtr(Address(regT3, 48), regT5)

regT5 += loadPtr(regT3, offset = 48)



jit.emitFunctionPrologue()

```
jit.setupArguments<decltype(</pre>
    operationReallocateButterflyToGrowPropertyStorage)>(
        baseGPR,
        CCallHelpers::TrustedImm32(newSize / sizeof(JSValue)));
CCallHelpers::Call operationCall = jit.call(OperationPtrTag);
jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(</pre>
    operationReallocateButterflyToGrowPropertyStorage)>(
        baseGPR,
        CCallHelpers::TrustedImm32(newSize / sizeof(JSValue)));
CCallHelpers::Call operationCall = jit.call(OperationPtrTag);
jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(</pre>
    operationReallocateButterflyToGrowPropertyStorage)>(
        baseGPR,
        CCallHelpers::TrustedImm32(newSize / sizeof(JSValue)));
CCallHelpers::Call operationCall = jit.call(OperationPtrTag);
jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
jit.setupArguments<decltype(</pre>
    operationReallocateButterflyToGrowPropertyStorage)>(
        baseGPR,
        CCallHelpers::TrustedImm32(newSize / sizeof(JSValue)));
CCallHelpers::Call operationCall = jit.call(OperationPtrTag);
jit.addLinkTask([=] (LinkBuffer& linkBuffer) {
    linkBuffer.link(
        operationCall,
        FunctionPtr<OperationPtrTag>(
            operationReallocateButterflyToGrowPropertyStorage));
});
```

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
```

0x46f8c30b9b4: test %rax, %r15

0x46f8c30b9b7: jnz 0x46f8c30ba2c

0x46f8c30b9bd: jmp 0x46f8c30ba2c

0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)

0x46f8c30b9d1: nop (%rax)


0x46f8c30b9d4: mov %rax, -0x38(%rbp)

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: jmp 0x46f8c30ba2c
0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)
0x46f8c30b9d1: nop (%rax)
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: jmp 0x46f8c30ba2c
0x46f8c30b9c2: o16 nop %cs:0x200(%rax,%rax)
0x46f8c30b9d1: nop (%rax)
```

0x46f8c30b9d4: mov %rax, -0x38(%rbp)

```
0x46f8c30b9b0: mov 0x30(%rbp), %rax
0x46f8c30b9b4: test %rax, %r15
0x46f8c30b9b7: jnz 0x46f8c30ba2c
0x46f8c30b9bd: cmp $0x125, (%rax)
0x46f8c30b9c3: jnz 0x46f8c30ba2c
0x46f8c30b9c9: mov 0x18(%rax), %rax
0x46f8c30b9cd: nop 0x200(%rax)
0x46f8c30b9d4: mov %rax, -0x38(%rbp)
```



#### MacroAssembler

(template JIT toolkit)

# Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

# Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

# DFG IR

# Source


```
function foo(a, b)
{
    return a + b;
}
```

# Bytecode

```
[ 0] enter
[ 1] get_scope loc3
[ 3] mov loc4, loc3
[ 6] check_traps
[ 7] add loc6, arg1, arg2
[ 12] ret loc6
```

# Bytecode

- 23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
- 24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
- 25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
- 26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
- 28: Return(Untyped:@25, W:SideState, Exits, bc#12)



FTL

Fast JIT

Powerful JIT

DFG Bytecode Parser

DFG Bytecode Parser

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG Optimizer

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Backend

DFG Optimizer

DFG SSA Conversion

**DFG SSA IR** 

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Backend

DFG Optimizer

DFG SSA Conversion

**DFG SSA IR** 

DFG SSA

Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

B3 IR

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG SSA

Conversion

**DFG SSA IR** 

DFG Backend

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA IR

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA Optimizer **DFG SSA IR** 

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

# DFG Goal

Remove lots of type checks quickly.

# DFG Goals

- Speculation
- Static Analysis
- Fast Compilation

## DFG Goals

- Speculation
- Static Analysis
- Fast Compilation

### DFGIR

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

### DFGIR

```
profiling
/
```

```
GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```

28: Return(Untyped:@25, W:SideState, Exits, bc#12)

### DFG IR

profiling


```
speculation


23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

### DFG IR


```
profiling
   speculation
23:
     GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24:
     GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
    ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
25:
    MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
26:
28:
     Return(Untyped:@25, W:SideState, Exits, bc#12)
```

# Why OSR?






#### OSR Type Checks with OSR



#### **Type Checks with OSR**



# OSR flattens control flow

# OSR is hard

```
int foo(int* ptr)
    int w, x, y, z;
    w = ... // lots of stuff
    x = is_{ok}(ptr) ? *ptr : slow_path(ptr);
   y = ... // lots of stuff
    z = is_ok(ptr) ? *ptr : slow_path(ptr);
    return w + x + y + z;
```

```
int foo(int* ptr)
    int w, x, y, z;
    w = ... // lots of stuff
    if (!is_ok(ptr))
        return foo_base1(ptr, w);
    x = *ptr;
    y = ... // lots of stuff
    z = *ptr;
    return w + x + y + z;
```

```
int foo(int* ptr)
    int w, x, y, z;
    w = ... // lots of stuff
    if (!is_ok(ptr))
        return foo_base1(ptr, w);
    x = *ptr;
    y = ... // lots of stuff
    z = *ptr;
    return w + x + y + z;
```

### OSR IR Goals

- Must know where to exit.
- Must know what is live-at-exit.
- Must be malleable.

### DFG IR


```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

[ 7] add

loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
```

- 24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
- 25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
- 26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)



MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)

26:

[ 7] add loc6, arg1, arg2

23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)

24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)

25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)

MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)

26:

[ 7] add loc6, arg1, arg2

23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)

24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)

25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7))

MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)

26:

[ 7] add loc6, arg1, arg2

23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)

24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)

25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)

26:

MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7,)ExitInvalid)

[ 7] add

loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
```


- 24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
- 25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
- 26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)

[ 7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
```


[ 7] add loc6, arg1, arg2

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7 (ExitInvalid))
```




## arg1 arg2 Add Return

#### DFG Exit state




# arg1 arg2 Add Return


#### DFG Exit state




# arg1 arg2 Add Return


#### DFG Exit state










### DFG SSA state DFG Exit state loc0 loc6 arg1 arg2 25: Add MovHint loc6 := @25 Return

























## Watchpoints + InvalidationPoint


## DFG Goals


- Speculation
- Static Analysis
- Fast Compilation


## Remove type checks














Check(Int32:@foo)

Check(Int32:@foo)



Check(Int32:@foo)

Check(Int32:@foo) Check(Int32:@foo)

## Abstract Interpreter


- "Global" (whole compilation unit)
- Flow sensitive
- Tracks:
  - variable type
  - object structure
  - indexing type
  - constants


## DFG Goals


- Speculation
- Static Analysis
- Fast Compilation


## Fast Compile


- Emphasis on block-locality.
- Template code generation.

















# DFG Template Codegen

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)
```

# DFG Template Codegen

- 23: GetLocal(Untyped:@1, arg1(B<<mark>Int32</mark>>/FlushedInt32), R:Stack(6), bc#7)
- 24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
- 25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
- 26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
- 28: Return(Untyped:@25, W:SideState, Exits, bc#12)

## DFG Template Codegen

```
23: GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24: GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7); bc#7)
25: ArithAdd(Int32:@23, Int32:@24, CheckOverflow, Exits, bc#7)
26: MovHint(Untyped:@25, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
28: Return(Untyped:@25, W:SideState, Exits, bc#12)

GetLocal(Untyped:@2, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)

Gdd %esi, %etax
```

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)

Varargs Forwarding

GC Barrier Scheduling

Template Codegen

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)

Varargs Forwarding

GC Barrier Scheduling

Template Codeger

DFG IR Type Inference **Check Scheduling** Local CSE

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)

Varargs Forwarding

GC Barrier Scheduling

Template Codeger

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)

Varargs Forwarding

GC Barrier Scheduling

Template Codeger

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)

Varargs Forwarding

GC Barrier Scheduling

Template Codegen

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Abstract Interpreter

Local CSE

Simplify (CFG, etc.)


Varargs Forwarding

GC Barrier Scheduling

Template Codegen


#### JetStream 2 Score

on my computer one day



#### JetStream 2 Score

on my computer one day



DFG

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA IR

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

DFG

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA Optimizer **DFG SSA IR** 

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

# FTL Goal

All the optimizations.

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right,)
<b>B3</b>	Low Level Normal SSA	<pre>Int32 @dst =     BitOr(@left, @right)</pre>
Air	Architectural CISC	Or32 %src, %dest

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right,)
<b>B3</b>	Low Level Normal SSA	<pre>Int32 @dst =     BitOr(@left, @right)</pre>
Air	Architectural CISC	Or32 %src, %dest

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right,)
<b>B3</b>	Low Level Normal SSA	<pre>Int32 @dst =     BitOr(@left, @right)</pre>
Air	Architectural CISC	Or32 %src, %dest

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right,)
<b>B3</b>	Low Level Normal SSA	<pre>Int32 @dst =     BitOr(@left, @right)</pre>
Air	Architectural CISC	Or32 %src, %dest

IR	Style	Example
Bytecode	High Level Load/Store	bitor dst, left, right
DFG	Medium Level Exotic SSA	dst: BitOr(Int32:@left, Int32:@right,)
<b>B3</b>	Low Level Normal SSA	<pre>Int32 @dst =     Bit0r(@left, @right)</pre>
Air	Architectural CISC	Or32 %src, %dest

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

**Emit Machine Code** 

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Simplify (CFG etc)

Abstract Interpretation

Global CSE

Escape Analysis

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

\_egalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

Emit Machine Code

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Simplify (CFG etc)

Abstract Interpretation

Global CSE

Escape Analysis

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

\_egalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

DFG IR

Bytecode Parsing and Inlining

Type Inference

Check Scheduling

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

\_egalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimizatior

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

\_egalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCF

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

DFG IR

Bytecode Parsing and Inlining

Type Inference

**Check Scheduling** 

Simplify (CFG etc)

Abstract Interpretation

Global CSE

**Escape Analysis** 

LICM

Integer Range Optimization

GC Barrier Scheduling

Lower to B3 IR

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

## Source

```
function foo(a, b, c)
{
    return a + b + c;
}
```

# Bytecode

## DFGIR

```
GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24:
     GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
25:
26:
     ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
     MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
27:
29:
     GetLocal(Untyped:@3, arg3(D<Int32>/FlushedInt32), R:Stack(8), bc#12)
30:
     ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
31:
     MovHint(Untyped:@30, loc6, W:SideState, ClobbersExit, bc#12, ExitInvalid)
33:
     Return(Untyped:@3, W:SideState, Exits, bc#17)
```

## DFG IR

```
GetLocal(Untyped:@1, arg1(B<Int32>/FlushedInt32), R:Stack(6), bc#7)
24:
25:
     GetLocal(Untyped:@2, arg2(C<BoolInt32>/FlushedInt32), R:Stack(7), bc#7)
     ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
26:
27:
     MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
     GetLocal(Untyped:@3, arg3(D<Int32>/FlushedInt32), R:Stack(8), bc#12)
29:
30:
     ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
     MovHint(Untyped:@30, loc6, W:SideState, ClobbersExit, bc#12, ExitInvalid)
31:
33:
     Return(Untyped:@3, W:SideState, Exits, bc#17)
```

Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator =  $0 \times 1052 c 5 d 70$ ,

Int32 @45 = Trunc(@22, DFG:@30)

Void @49 = Return(@48, Terminal, DFG:@32)

```
26: ArithAdd(Int32:@24, Int32:@25, CheckOverflow, Exits, bc#7)
27: MovHint(Untyped:@26, loc6, W:SideState, ClobbersExit, bc#7, ExitInvalid)
30: ArithAdd(Int32:@26, Int32:@29, CheckOverflow, Exits, bc#12)
```

Int32 @46 = CheckAdd(@44:WarmAny, @45:WarmAny, @44:ColdAny, generator =  $0 \times 1052c5d70$ ,

earlyClobbered = [], lateClobbered = [], usedRegisters = [],


ExitsSideways|Reads:Top, DFG:@30)
Int64 @47 = ZExt32(@46, DFG:@32)
Int64 @48 = Add(@47, \$-281474976710656(@13), DFG:@32)
Void @49 = Return(@48, Terminal, DFG:@32)


## DFG IR




## DFG IR

Arith DFG IR Add Check B3 IR Add







Bytecode Variable:	loc1	loc2	loc3	loc4	
Recovery Method:	@arg2	Const: 42	@arg0	@arg1	

Bytecode Variable:	loc1	loc2	loc3	loc4	
Recovery Method:	@arg2	Const: 42	@arg0	@arg1	

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

Bytecode Variable:	loc1	loc2	lo	осЗ	loc4
Recovery Method:	@arg2	Const: 42	@arg0		@arg1

Bytecode Variable:	loc1	loc2	loc3	loc4			
Recovery Method:	@arg2	Const: 42	@arg0	@arg1			
neckAdd(@	@left, @r	right, @ɗ	arg0, @ar	rg1, *@arg	j2,		
	ianarator	r = 0					

#### Air backend

```
Patch &BranchAdd32 Overflow, %left, %right, %dst, %arg0, %arg1, %arg2, ..., generator = 0x...)
```

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst, %arg0, %arg1, %arg2, ..., generator = 0x...)

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)

Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst, %arg0, %arg1, %arg2, ..., generator = 0x...)

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)

Air backene

Patch &BranchAdd32 Overflow, %left, %right, %dst, %arg0, %arg1, %arg2, ..., generator = 0x...)

Bytecode Variable:	loc1	loc2	loc3	loc4
Recovery Method:	@arg2	Const: 42	@arg0	@arg1

```
CheckAdd(@left, @right, @arg0, @arg1, @arg2, ..., generator = 0x...)
```

```
Air backend

Patch &BranchAdd32 Overflow, %left, %right, %dst,

%rcx , %r11 , %rax , ...,

generator = 0x...)
```

OCCIT I ETTOCITE VILDESCRIPTOR								
	Bytecode Variable:	loc1	loc2	loc3	loc4			
	Recovery Method:	@arg2	Const: 42	@arg0	@arg1			
				/%rcx				
Cr	7	Pleft, @r generator	,	arg0, @ar	g1, @arg	g2,,		
		jerier a cor	- (X.,7)					
Air backenet								
Pc	ıtch &Brç	unchAdd32	2 Overflo	w, %left	t, %right	c, %dst,		
	%rcx , %r11 , %rax ,,							
	C	aenerator	$= \emptyset X$					

	Bytecode Variable:	loc1	loc2	loc3	loc4			
	Recovery Method:	@arg2	Const: 42	@arg0	@arg1			
				/%rcx	/%r11			
Ch	neckAdd(@	01_f+ @r	right, @c	ra0 @ar	g1, @arg	12		
CI	4		,	i go, eui	gi, eur	<i>j</i>		
	Ç	generator	$Y = \emptyset X.$					
	Air backene							
Po	itch &Bro	inchAdd32	2 Overflo	w, %left	t, %right	t, %dst,		
	%rcx , %r11 , %rax ,,							
	C	generator	$= 0 \times$					

#### JSC::FTL::OSRExitDescriptor

JSCH I LHOSKEXILDESCRIPTOR										
	Bytecode Variable:	loc1	loc2	loc3	loc4					
	Recovery Method:	@arg2	Const: 42	@arg0	@arg1					
		%rax		/%rcx	/%r11					
( l	CheckAdd(@left, @right, @arg0, @arg1, @arg2,,									
generator = $0x$										
Air backend										
Patch &BranchAdd32 Overflow, %left, %right, %dst,										
					, %rignt	i, %ast,				
	%rcx	( . %r11	. %rax .	•••						

generator = 0x...)

### DFG IR

### DFG IR

lowering phase

B3 IR

### DFG IR

lowering phase

B3 IR

lots of stuff

Machine Code

Add


#### DFG IR


lowering phase


B3 IR


lots of stuff


Machine Code














```
inline void x86_cpuid()
    intptr_t a = 0, b, c, d;
    asm volatile(
        "cpuid"
        : "+a"(a), "=b"(b), "=c"(c), "=d"(d)
        : "memory");
```

```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```

```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```

```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```


```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```


```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```


```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```


```
if (MacroAssemblerARM64::
    supportsDoubleToInt32ConversionUsingJavaScriptSemantics()) {
    PatchpointValue* patchpoint = m_out.patchpoint(Int32);
    patchpoint->appendSomeRegister(doubleValue);
    patchpoint->setGenerator(
        [=] (CCallHelpers& jit,
             const StackmapGenerationParams& params) {
            jit.convertDoubleToInt32UsingJavaScriptSemantics(
                params[1].fpr(), params[0].gpr());
        });
    patchpoint->effects = Effects::none();
    return patchpoint;
```


- Polymorphic inline caches
- Calls with interesting calling conventions
- Lazy slow paths
- Interesting instructions











DFG

FTL

Fast JIT

Powerful JIT

**DFG IR** 

DFG Bytecode Parser DFG Bytecode Parser

**DFG IR** 

DFG Optimizer

DFG Optimizer

DFG Backend

DFG SSA Conversion

DFG SSA IR

DFG SSA Optimizer

DFG-to-B3 lowering

B3 Optimizer

Instruction Selection

Air Optimizer

Air Backend

**B3 IR** 

**Assembly IR** 

## Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG

### Two WebAssembly Tiers

BBQ (B3 -01)

OMG (B3 -O2)

latency

throughput

### OMG Powerful JIT

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

### BBQ Fast JIT

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

LICM

Global CSE

Switch Inference

Tail Duplication

Path Constants

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Graph Coloring Reg Alloc

Spill CSE

Graph Coloring Stack Alloc

Report Used Registers

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

### BBQ Fast JIT

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc

Macro Lowering

Legalization

Constant Motion

Lower to Air (isel)

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order



#### 5× faster compile than OMG

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Macro Lowering

Legalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc

Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order



#### 5× faster compile than OMG 2× slower execution than OMG

B3 IR

Double-to-Float

Simplify (folding, CFG, etc)

Macro Lowering

Legalization

**Constant Motion** 

Lower to Air (isel)

Air

Simplify CFG

Macro Lowering

DCE

Linear Scan Reg+Stack Alloc


Fix Partial Register Stalls

Lower Multiple Entrypoints

Select Block Order

## Agenda

- High Level Overview
- Template JITing
- Optimized JITing
  - DFG
  - FTL
  - BBQ
  - OMG



(template JIT toolkit)