Signal and Expression Concatenation Errors During Synthesis

I encountered an inconsistency issue while using Vivado in non-project mode. My system is Linux, and the Vivado version is 2023.1. In Vivado non-project mode, during synthesis, I made some parameter changes instead of using Vivado's default settings. Specifically, I used the following synthesis command: 'synth_design -top top -flatten_hierarchy none -bufg 6 -directive AlternateRoutability -fsm_extraction auto -resource_sharing auto -control_set_opt_threshold 1 -shreg_min_size 8 -max_bram_cascade_height -1 -max_uram_cascade_height -1 -cascade_dsp force -incremental_mode aggressive -retiming -no_lc'. These parameter adjustments were aimed at achieving resource sharing and optimization without affecting code consistency.

However, during synthesis, I encountered signal and expression concatenation errors, leading to issues during the assignment phase of 'reg84' (line 1129 in the attached rtl.v). This subsequently affected the consistency of simulation output. To better reproduce the problem and identify the root cause, I plan to document my steps in detail:

vivado.tcl and new_vivado.tcl are script files for synthesis and simulation using default and modified synthesis parameters, respectively.

In the Linux system, open a new terminal and enter 'vivado -mode batch -source vivado.tcl' for default synthesis parameters and 'vivado -mode batch -source new_vivado.tcl' for modified synthesis parameters.

Directly observing the terminal output reveals inconsistency in the middle portion of the fifth line of the simulation results (the simulation results are in binary, and I intended to print them in hexadecimal in no-project mode. However, I did not find the corresponding command. To facilitate the comparison of different sections, I marked them with red boxes in the image). The values are '0000000000' and '11111111111,' as shown in the terminal display in the following figure:



Figure 1: Before Modification



Figure 2: After Modification