

The time settings of the ePWM block can be configured using either a **clock** or a **time value**, but it is recommended that professional users use the **clock** option to achieve precise control.

Each ePWM block corresponds to one module and can generate two PWM signals: ePWMA and F2837x/07x/004x ePWMB, which are typically used to control the upper and lower switches of the same bridge leg. ePWM1


1. switching frequency fs

Before we begin, we need to understand a few configuration parameters:

- EPWMCLK (model configuration)
- TBCLK prescaler divider K1 (ePWM block configuration)
- HSPCLKDIV prescaler divider K2 (ePWM block configuration)

EPWMCLK is generated from the 200 MHz system clock, optionally divided by a prescaler. It serves as the base clock for all ePWM modules. By default, EPWMCLK = SYSCLKOUT/2 = 100 MHz. K1 and K2 are futher prescaler dividers to slow down EPWMCLK for the final clock CLK. By default they are both 1.

CLK = EPWMCLK/K1/K2



PWM, we first choose clock cycles as the unit of time. Then, select the shape of the carrier waveform: sawtooth wave (up

or down) or triangle wave (up-down).

Finally, determine the maximum value of the carrier counter **TBPRD** based on the final PWM clock (CLK) and the given switching frequency (fsw).

If it is a sawtooth wave carrier, the calculation is as follows:

Desired CPU Clock in MHz: 200

Counter Compare Deadband unit Event Trigge

Use internal oscillator

Configures the Type 1 to Type 4 enhanced Pulse Width Modulator (ePWM) to generate PV

Peripheral synchronization event (PWMSYNCSEL): Counter equals to period (CTR=PRD) I

The number of available ePWM modules vary between C2000 processors.

Active period register load option (PRDLD) Counter equals to zero

Specify software synchronization via input port (SWFSYNC)

 Enable digital compare A event1 synchronization (DCAEVT1) Enable digital compare B event1 synchronization (DCBEVT1)

High speed time base clock (HSPCLKDIV) prescaler divider: 1

ePWMB

If it is a triangle wave carrier, the calculation is as follows:

TBPRD = CLK/fsw - 1 = EPWMCLK/K1/K2/fsw - 1

TBPRD = CLK/fsw/2 = EPWMCLK/K1/K2/fsw/2

Clocking

General

Module: ePWM1

Timer period: 100E6/20E3/2

🚹 Block Parameters: ePWM

ePWM Type 1-4 (mask) (link)

ePWMA

ePWMLink TBPRD Not Linked

Counting mode: Up-Down

Synchronization action: Disable

Enable swap module A and B


Synchronization output (SYNCO): Disable

Time base clock (TBCLK) prescaler divider: 1

Timer period units: Clock cycles

Specify timer period via: Specify via dialog

Build options



-10 us

10 us

30 us

50 us

•

50 us

ePWM Type 1-4 (mask) (link)

ePWMLink TBPRD | Not Linked

Timer period units: Clock cycles 🗸

Specify timer period via: Specify via dialog

Timer period: max. counter value

Module: ePWM1

Configures the Type 1 to Type 4 enhanced Pulse Width Modulator (ePWM)

The number of available ePWM modules vary between C2000 processors.

Counter Compare

ePWMB



X ▼ -50 us

-30 us




When the duty cycle (comparator value) changes, the change will be updated when the carrier is at zero;

when the comparator value meets the rising slope of the carrier, the output is pulled low;

The following are common settings for **triangle carrier** duty cycle control:


- when the comparator value meets the falling slope of the carrier, the output is pulled high; no action is taken at other times.
- Block Parameters: ePWM ePWMA General ePWMB Counter Compare Deadband unit Module: ePWM1 ePWM Type 1-4 (mask) (link)
- Configures the Type 1 to Type 4 enhanced Pulse Width Modulator (ePWM) to generate PWM v ePWMLink TBPRD Not Linked The number of available ePWM modules vary between C2000 processors. Timer period units: Clock cycles



no action is taken at other times.

Timer period:

100E6/20E3-1




Block Parameters: ePWM ePWMA Counter Compare Deadband unit ePWM Type 1-4 (mask) (link) Module: ePWM1

Configures the Type 1 to Type 4 enhanced Pulse Width Modulator (ePWM) to generate PWM ePWMLink TBPRD Not Linked The number of available ePWM modules vary between C2000 processors. Timer period units: Clock cycles General ePWMA ePWMB Counter Compare Deadband unit Event Trigger Specify timer period via: Specify via dialog

ePWMLink CMPA Not Linked

CMPA units: Clock cycles V




Action when counter=period (PRD): Do nothing

Action when counter=CMPB on up-count (CBU): Do nothing


Action when counter=CMPA on up-count (CAU): Do nothing Action when counter=CMPA on up-count (CAU): Clear V Action when counter=CMPA on down-count (CAD): Set Action when counter=CMPA on down-count (CAD): Do nothing

Action when counter=period (PRD): Do nothing

Action when counter=CMPB on up-count (CBU): Clear




Action when counter CMPA on down-count (CAD): Set Action when counter CMPA or down-count (CAD): Clear Action when counter=CMPB on up-count (CBU): Do nothing Action when counter=CMPB on up-count (CBU): Do nothing Action when counter=CMPB on down-count (CBD): Do nothing Action when counter=CMPB on down-count (CBD): Do nothing



ADC modules A and B, respectively, and the trigger points can be configured to occur at specific positions within the PWM carrier cycle. Typically, a single event triggering one ADC SOC is sufficient to initiate the necessary related processing.

Additionally, the ePWM module can also generate interrupts



to trigger an ISR (Interrupt Service Routine).