
Decomposing end-to-end refinement proofs

across multiple semantics within separation logics


Hai Dang, David Swasey, Gregory Malecha, Gordon Stewart, Abhishek Anand, and others

Iris Workshop May 24, 2023















Decomposing refinement in separation logic

- Horizontally across multiple component semantics (in both impl and spec)
 - o linking multiple (modularly developed) separation logics into one
- Vertically across multiple language abstractions (compiler correctness + language interoperability)
 - building language abstraction layers with resources
- All in separation logic?
 - PRO: avoid intermediate operational semantics, more expressive with resources
 - CONS: complex logic (later, fancy update modality, etc.)








A path towards incremental end-to-end refinement in separation logics

- We develop general frameworks to decompose multiple semantics in both the implementation and the specification
- We develop a demo setup of (simplified x86) CPUs + memory + I/O devices
 - decompose a refinement proof using the frameworks
 - construct abstractions from machine logics to an ASM logic
- We outline a path towards incremental end-to-end refinement within separation logic, with sketches on the abstractions from ASM to C++









An open-world setup for multiple semantics:

Hardware components (in both impl and spec) are modeled as processes communicating through request/response (output/input) events

- Events allows for flexible and dynamic communications among components
 - A CPU read or write is a request event that can be responded by a device other than the RAM memory
- All visible events are from physical I/O devices



CPU | Memory | PL011 (I/O Device) !send visible events (external comm) ?receive ?read, ?write !read, !write internal communication ?read, ?write

LTS Composition ($Cs = | |_{LTS} Cs[i]$)

 $Cs \sim \{\tau\} \sim Cs[i1 := c1'][i2 := c2']$


- Like a threadpool but each thread has its own semantics
- τ are internal steps

comm step

- External communications produce externally visible events
- Internal communications are matching request/response pairs (atomic step)







Formally defining the notion of \subseteq as <u>trace refinement</u>

```
big_impl trace_R_refines big_spec := \forall \sigma' TR, \sigma_{init} \sim \{TR\} \sim * \sigma' \Rightarrow \exists s' tr, s_{init} \sim \{tr\} \sim * s' \land Forall2 R (no_t TR) (no_t tr)
```

Warm up 2: a lightweight refinement setup in Iris

```
refine_inv(R,TR) :=

\exists s tr, \bullets * s_{init} \sim \{tr\} \sim s *

Forall2 R (no_\tau TR) (no_\tau tr)
```

- instantiate Iris with the big_impl LTS
- encode big_spec as ghost state
- define a refinement inv that relates traces
- prove WP σ while maintaining the refinement inv

```
big_impl trace_R_refines big_spec \forall \sigma' TR, \sigma_{init} \sim \{TR\} \sim \exists s' tr, s_{init} \sim \{tr\} \sim s' \land Forall2 R (no_t TR) (no_t tr)
```



Decomposing multiple semantics of big_impl

 \bigcirc s_{init} \vdash

big_impl decomposition

```
CPU.regs c1 rs1
                                             CPU.regs c2 rs2
                                                                                    CPU.interrupt ...
                          DRAM.bytes ...
                                             DRAM.bytes ..
                                                                                    PL011.reas ...
Base logics
                                                                                                       WPio
                                                                                                                              input/output
                          WPio c1
                                             WPio c2
                                                                WPio DRAM
                                                                                    WPio p1
                                                                                                                              decomposition
                                                                                                                              input/output
 refine_inv(R)
                                                                                                                            based refinement
                                                       impl_resources -* WP \sigma_{init}
Entering separation logic
```

big_impl trace_R_refines big_spec

 \forall σ' TR, $\sigma_{init} \sim \{TR\} \sim * \sigma' \Rightarrow \exists$ s' tr, $s_{init} \sim \{tr\} \sim * s' \land Forall2 R (no_{\tau} TR) (no_{\tau} tr)$



Iris adequacy

Building a logic with multiple semantics

Consider a monolithic logic of a CPU + DRAM + a PL011 (I/O device)

```
{ cpu.req r2 v' * cpu.req r1 pl011.data_reg * pl011.reg data_reg [v] }
                       MOV r2 [r1] read from PL011 ([r1]) to r2
{ cpu.reg r2 v * cpu.reg r1 pl011.data_reg * pl011.reg data_reg [] }
                   { cpu.reg r2 v * cpu.reg r3 1 * 1 \rightarrow v' }
                        MOV [r3] r2 write r2 to DRAM ([r3])
                    { cpu.req r2 v * cpu.req r3 1 * 1 \rightarrow v }
```

Decomposing a logic for multiple semantics

The monolithic logic considers steps of the whole monolithic machine

```
{ Pre } \sigma_{\text{CPU+DRAM+PL011}} \sim \sigma'_{\text{CPU+DRAM+PL011}} { Post
```

Instead, we want to consider each component's steps modularly.


```
 \{ \ ... \ \} \ \sigma_{\text{CPU}} \sim \{!\text{cpu.Read l v}\} \sim \} \ \sigma'_{\text{CPU}} \ \{ \ ... \ \}   \{ \ ... \ \} \ \sigma_{\text{CPU}} \sim \{!\text{cpu.Write l v}\} \sim \} \ \sigma'_{\text{CPU}} \ \{ \ ... \ \}   \{ \ ... \ \} \ \sigma_{\text{DRAM}} \sim \{?\text{dram.Write l v}\} \sim \} \ \sigma'_{\text{DRAM}} \ \{ \ ... \ \}   \{ \ ... \ \} \ \sigma_{\text{PL011}} \sim \{?\text{pl011.DataRead l v}\} \sim \} \ \sigma'_{\text{PL011}} \ \{ \ ... \ \}
```



Decomposing multiple semantics with WPio

WPio captures extra <u>rely-guarantee</u> assumptions/obligations one may have when interacting with the environment.

- the requester not only shows that it can make its own step, but also helps the responder making the matching step, and vice versa
- request/response conditions capture the atomic spec of the responder, often as AUs





Linking logics for multiple semantics with WPio


```
\{ cpu.reg r1 l * cpu.reg r2 v' \} !cpu.Read l v \{ cpu.reg r1 l * cpu.reg r2 v \}
  { cpu.reg r1 l * cpu.reg r2 v } !cpu.Write l v { cpu.reg r1 l * cpu.reg r2 v }
{ pl011.reg data_reg [v] } ?pl011.DataRead l v' { v' = v * pl011.reg data_reg [] }
                          \{ 1 \rightarrow v' \} ? dram. Write 1 v \{ 1 \rightarrow v \}
```

logics more modularly developed

logics linked through internal comm (matching request/response) events

```
cpu.reg r1 pl011.data_reg * cpu.reg r2 v' * pl011.reg data_reg [v] -
  cpu.WPio (MOV r2 [r1], !cpu.Read pl011.data_reg v)
{ cpu.reg r1 pl011.data_reg * cpu.reg r2 v * pl011.reg data_reg [] }
cpu.reg r1 1 * cpu.reg r2 v * 1 \rightarrow v' \vdash
  cpu.WPio (MOV [r1] r2, !cpu.Write 1 v) { cpu.reg r1 1 * cpu.reg r2 v * 1 \rightarrow v }
emp ⊢ dram.WPio (?dram.Read 1 v) { emp }
```

Decomposing multiple semantics of big_impl





Refinement and WPio

Theorem [WPio to WP]: WPio $\sigma \vdash WP \sigma$


WPio request/response conditions for external communication steps of physical I/O devices interact with **refinement**.

update of abstract


spec state

update of abstract

spec state







ASM abstractions

- Going from machine logics to ASM logic ("compiler correctness" of assembler)
- Reusing existing logics looks promising [1,2]
- We develop a demo ASM logic without stating an operational semantics for ASM
 - After the WPio decomposition, abstract from WPio of CPU to WPasm
 - Intuition: to get to ASM, give up resources needed for the ASM abstractions
 - instruction fetch and decoding (code stored in memory)
 - jump labels

[1] High-Level Separation Logic for Low-Level Code. POPL'13

[2] Islaris: Verification of Machine Code Against Authoritative ISA Semantics. PLDI'22



Building the ASM abstractions

```
Axiom abstract_asm :

WP<sub>asm</sub> c1 asm_prog ⊢

∀ pc q, cpu.pc c1 pc -* dram.bytes l q (assemble asm_prog) -* WPio c1.

Solution:

Definition WP<sub>asm</sub> c1 l prog :=

∀ pc q prog', cpu.pc c1 pc -* dram.bytes l q (assemble prog') -*

prog' @ pc = prog -* ... -* WPio c1.
```

```
Machine cpu.pc c1 pc * dram.byte pc q (op_encode MOV [r1] r2) * cpu.reg r1 l * cpu.reg r2 v * l → v ⊢ cpu.WPio c1 { cpu.pc c1 pc+1 * dram.byte pc q (op_encode MOV [r1] r2) * ... }

ASM cpu.reg r1 l * cpu.reg r2 v * l → v' ⊢ WP<sub>asm</sub> c1 (MOV [r1] r2) { cpu.reg r1 l * cpu.reg r1 l * cpu.reg r2 v * l → v }
```

C++ abstractions !?

- Compiler correctness as separation logic specifications?
- This would require building multiple layers of abstractions for C++ in the logic
- We need to allow breaking abstractions, consider inline ASM
- Goal: to get to C++, give up resources needed for the C++ abstraction

Sketching a C++ tpts_to

```
tptsto Tuchar p (Vint v)
○{[p := (Tuchar, Vint v)]}
                                     C++ Pointer
                                        ●(m : pointer_map)
                                    [*map] p \rightarrow \overline{(T,v)}
                                       vbyte (ptr_addr p) T v
                                                                          Virtual Memory
                                                                                page_tables ...
                                                                         [*map] ...,
                                                                            byte pa encode(T,v)
```

