A Separation Logic for Communicating Virtual Machines

@2nd Iris Workshop

Zongyuan Liu


Joint work with Sergei Stepanenko, Aslan Askarov, Jean Pichon-Pharabod, Amin Timany, Lars Birkedal

Aarhus University

May 2, 2022


Hypervisor and Virtual Machines

- Allows one host machine to run multiple guest VMs
- Ensures VMs run as if on bare metal, with their own CPUs, registers, memory etc.
- Provides isolation between VMs
- Allows controlled communication




Hypervisor and Virtual Machines

- Allows one host machine to run multiple guest VMs
- Ensures VMs run as if on bare metal, with their own CPUs, registers, memory etc.
- Provides isolation between VMs
- Allows controlled communication




Memory Management in Hypervisors

Controlling memory access of VMs is crucial for isolation




Memory Management in Hypervisors

- Controlling memory access of VMs is crucial for isolation
- Access control is implemented by address translation



Memory Management in Hypervisors

- Controlling memory access of VMs is crucial for isolation
- Access control is implemented by address translation
- Page tables of VMs are managed by the hypervisor



Verifying Communicating VMs

Separation logic nicely captures domain concepts:


Hypervisor	Separation Logic
Communicating VMs	Cooperative threads
Permissions: access, share,	Ownership
Sharing memory pages	Transferring ownership
Memory isolation	Separation
Containment of unknown code	Logical relation

Contributions

- An operational semantics for the combination of a machine and a hypervisor
 - With hypercalls (hvc) based on Google's Hafnium hypervisor: run, yield, share, reclaim, etc.

- A program logic for modular reasoning about VMs with communication
- A logical relation for robust safety property¹
 - Allows us to verify VMs interacting with arbitrary untrusted VMs

Abstraction of Real Machines



Program Logic for Reasoning about VMs

Resources for machine state

- Registers are indexed by VMID: $PC @0 \stackrel{\text{reg}}{\longmapsto} a$
- Points-to for page table access: $Pgt @0 \xrightarrow{acc} \{p\}$
- Regular points-to for memory cells: $a \stackrel{\text{mem}}{\longmapsto} w$


A variant of weakestpre:


$$m \in \mathsf{Mode} \triangleq \mathsf{ExecI} \mid \mathsf{Halt} \mid \mathsf{PageFault} \mid \dots^2 \qquad i \in \mathsf{VMID}$$

Support for partial evaluation:


WP
$$m @ i \{\Phi\} + SSWP m @ i \{m', WP m' @ i \{\Phi\}\}$$

²from Cerise







SSWP Exec I @0 $\{m, WP \ m \ @0 \ \{...\}\}$



8 | 12





$$PC @0 \stackrel{\text{reg}}{\longmapsto} a_{pc0} + 3$$

$$*a_{pc0} + 0 \xrightarrow{\overline{\text{mem}}} \text{mov R0 Run}$$

$$* a_{pc0} + 1 \xrightarrow{\text{mem}} \text{mov R1 1}$$

*
$$a_{pc0} + 2 \stackrel{\text{mem}}{\longmapsto} \text{hvc}$$

*
$$a_{pc0} + 3 \stackrel{\text{mem}}{\longmapsto} \text{halt}$$

$$*\operatorname{Pgt} \overset{\operatorname{acc}}{\longmapsto} \left\{\operatorname{pid}(a_{pc0})\right\}$$

WP ExecI @0
$$\{m,\ldots\}$$

$$PC @1 \xrightarrow{\text{reg}} a_{pc1} + 0$$

$$*R0 @1 \xrightarrow{\text{reg}} -$$

* RO @0
$$\stackrel{\text{reg}}{\longmapsto}$$
 Run


$$*R1 @0 \xrightarrow{reg} 1$$

*
$$a_{pc1} + 0 \stackrel{\text{mem}}{\longmapsto} \text{mov RO Yield}$$


$$* a_{pc1} + 1 \stackrel{\text{mem}}{\longmapsto} \text{hvc}$$


* Pgt @1
$$\stackrel{\bar{acc}}{\longmapsto}$$
 {pid(a_{pc1})}

WP Exec I @1 $\{m,\ldots\}$




8 | 12





8 12



WP Halt @0 $\{m,\ldots\}$

Allow us to specify what is needed to resume the execution of a VM, and transfer resources accordingly

ResumCond @1
$$^{1}/_{2}$$

$$\begin{cases} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Run} \\ * \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \\ * \mathsf{ResumCond} @0 \, ^{1}/_{2} \end{cases} \begin{cases} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Yield} \\ * \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \end{cases}$$
 * ResumCond @0 $^{1}/_{2}$
$$\begin{cases} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Yield} \\ * \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \end{cases}$$

ResumCond @1
1
/2
$$\begin{cases} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Run} \\ * \, \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \end{cases}$$

$$* \, \mathsf{ResumCond} @0 \, ^{1}$$
/2
$$\begin{cases} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Yield} \\ * \, \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \end{cases}$$

$$* \, \mathsf{ResumCond} @0 \, 1 \left\{ \begin{matrix} \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Yield} \\ * \, \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1 \end{matrix} \right\}$$

$$* \, \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Run}$$

$$* \, \mathsf{R0} @0 \overset{\mathrm{reg}}{\longmapsto} \mathsf{Run}$$

$$* \, \mathsf{R1} @0 \overset{\mathrm{reg}}{\longmapsto} 1$$

$$* \, a_{pc0} + 0 \overset{\mathrm{mem}}{\longmapsto} \mathsf{mov} \; \mathsf{R0} \; \mathsf{Run}$$

$$* \, a_{pc0} + 0 \overset{\mathrm{mem}}{\longmapsto} \mathsf{mov} \; \mathsf{R1} \; 1$$

$$* \, a_{pc0} + 1 \overset{\mathrm{mem}}{\longmapsto} \mathsf{hvc}$$

$$* \, a_{pc0} + 3 \overset{\mathrm{mem}}{\longmapsto} \mathsf{halt}$$

$$\mathsf{WP} \; \mathsf{ExecI} \; @0 \; \{m, \ldots\}$$

ResumCond @0
$$\frac{1}{2}$$

$$\left\{ \begin{array}{c} R0 @0 \overset{\text{reg}}{\longmapsto} Yield \\ *R1 @0 \overset{\text{reg}}{\longmapsto} 1 \end{array} \right\}$$

```
 \begin{array}{c} *\:a_{pc0} + 0 \overset{\text{mem}}{\longmapsto} \bmod{R0} \ \text{Run} \\ *\:a_{pc0} + 1 \overset{\text{mem}}{\longmapsto} \bmod{R1} \ 1 \\ *\:a_{pc0} + 2 \overset{\text{mem}}{\longmapsto} \bmod{hvc} \\ *\:a_{pc0} + 3 \overset{\text{mem}}{\longmapsto} \bmod{halt} \end{array}
```

ResumCondHolds @0 \rightarrow WP Exec I @0 $\{m,...\}$

```
ResumCond @0 1  \left\{ \begin{array}{l} R0 @0 \stackrel{\text{N-5}}{\longmapsto} Yield \\ * R1 @0 \stackrel{\text{reg}}{\longmapsto} 1 \end{array} \right\} 
 *R0@0 \stackrel{\text{reg}}{\longmapsto} Vield
 *R1@0 \stackrel{\text{reg}}{\longmapsto} 1
 * a_{pc0} + 0 \xrightarrow{\text{mem}} \text{mov R0 Run}
 * a_{pc0} + 1 \xrightarrow{\text{mem}} \text{mov R1 1}
                                                                    ResumCondHolds @i * ResumCond @i 1/2 {P}
 * a_{pc0} + 2 \xrightarrow{\text{mem}} \text{hvc}
                                                                                       ResumCond @i 1 {P} * \triangleright P
 * a_{nc0} + 3 \xrightarrow{\text{mem}} \text{halt}
WP Exec I @0 \{m, \ldots\}
```

$$\begin{array}{c} \mathsf{ResumCond} \ @1 \ ^{1/2} \left\{ \begin{matrix} \mathsf{RO} \ @0 \ \overset{reg}{\longmapsto} \ Run \\ * \ \mathsf{R1} \ @0 \ \overset{reg}{\longmapsto} \ 1 \\ * \ \mathsf{ResumCond} \ @0 \ ^{1/2} \ \left\{ \begin{matrix} \mathsf{RO} \ @0 \ \overset{reg}{\longmapsto} \ Yield \\ * \ \mathsf{R1} \ @0 \ \overset{reg}{\longmapsto} \ 1 \end{matrix} \right\} \end{matrix} \right\}$$

```
* R0 @1 \stackrel{\text{reg}}{\longmapsto} —

* a_{pc0} + 0 \stackrel{\text{mem}}{\longmapsto} mov R0 Yield

* a_{pc0} + 1 \stackrel{\text{mem}}{\longmapsto} hvc

ResumCond@i 1 {P} * \triangleright P
```

ResumCondHolds @1 \rightarrow WP ExecI @1 $\{m,...\}$

```
 \begin{array}{c} \operatorname{ResumCond} @1 \ 1 \end{array} \left\{ \begin{matrix} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Run \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \\ * \ \operatorname{ResumCond} @0 \ ^{1/2} \end{array} \right\} \left\{ \begin{matrix} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{matrix} \right\} \right\} 
* \triangleright \mathsf{ResumCond} @0 \ ^{1/2} \left\{ \begin{matrix} \mathsf{RO} @0 \overset{\mathsf{reg}}{\longmapsto} Yield \\ * \ \mathsf{R1} \ @0 \overset{\mathsf{reg}}{\longmapsto} 1 \end{matrix} \right\} 
 * RO @0 \stackrel{\text{reg}}{\longmapsto} Run
 * R1 @0 \stackrel{\text{reg}}{\longmapsto} 1
                                                                                                         * a_{pc0} + 0 \xrightarrow{\text{mem}} \text{mov R0 Yield}
                                                                                                                                       ResumCond @i 1 {P} * > P
 * a_{pc0} + 1 \xrightarrow{\text{mem}} \text{hvc}
```

WP Exec I @1 $\{m, \ldots\}$

$$\begin{array}{c} \operatorname{ResumCond} @1 \ 1 \end{array} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Run \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \\ * \ \operatorname{ResumCond} @0 \ ^{1/2} \end{array} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{cases} \end{cases}$$

$$* \operatorname{ResumCond} @0 \ ^{1/2} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{cases}$$

$$* \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Run \\ * \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \\ * \operatorname{RO} @1 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ a_{pc0} + 0 \overset{\operatorname{mem}}{\longmapsto} \operatorname{mov} \operatorname{RO} \operatorname{Yield} \\ * \ a_{pc0} + 1 \overset{\operatorname{mem}}{\longmapsto} \operatorname{hvc} \end{cases}$$

WP Exec I @1 $\{m, \ldots\}$

$$\begin{array}{c} \operatorname{ResumCond} @1 \ 1 \end{array} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Run \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \\ * \ \operatorname{ResumCond} @0 \ 1/2 \end{array} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{cases} \end{cases} \\ * \operatorname{ResumCond} @0 \ 1/2 \end{array} \begin{cases} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{cases} \\ * \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{cases} \\ * \operatorname{RO} @1 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ a_{pc0} + 0 \overset{\operatorname{mem}}{\longmapsto} \operatorname{mov} \operatorname{RO} \text{ Yield} \\ * \ a_{pc0} + 1 \overset{\operatorname{mem}}{\longmapsto} \operatorname{hvc} \end{aligned}$$

WP Exec I @1 $\{m, \ldots\}$

$$\begin{array}{c} \operatorname{ResumCond} @1 \ 1 \end{array} \left\{ \begin{array}{c} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Run \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \\ * \ \operatorname{ResumCond} @0 \ ^{1/2} \end{array} \right\} \left\{ \begin{array}{c} \operatorname{RO} @0 \overset{\operatorname{reg}}{\longmapsto} Yield \\ * \ \operatorname{R1} @0 \overset{\operatorname{reg}}{\longmapsto} 1 \end{array} \right\} \right\}$$

ResumCondHolds @1 \rightarrow WP Exec I @1 $\{m,...\}$

What If We Don't Know Code of VM₁?

Robust safety: arbitrary unknown code won't break known VMs: it can only change memory it has (or can get) access to

```
? * ResumCond @1 1/2 {?}

ResumCondHolds @1 -* WP Exec I @1 {m,...}
```

What If We Don't Know Code of VM₁?

Robust safety: arbitrary unknown code won't break known VMs: it can only change memory it has (or can get) access to

$$\frac{\mathsf{Owned}(pgt) * \mathsf{ResumCond} @1 \frac{1}{2} \left\{ \mathsf{Protocol}(pgt) \right\}}{\mathsf{ResumCondHolds} @1 \twoheadrightarrow \mathsf{WP} \, \mathsf{ExecI} \, @1 \left\{ m, \ldots \right\}}$$

We define a logical relation that enforces robust safety

- No assumptions on contents of memory, only on the page tables
- Challenge is to consider all possible interactions, incl. in-flight memory sharing, etc.

What If We Don't Know Code of VM₁?

Robust safety: arbitrary unknown code won't break known VMs: it can only change memory it has (or can get) access to

```
FundamentalTheorem 
Owned(pgt) * ResumCond @i 1/2 {Protocol(pgt)}
ResumCondHolds @i -* WP ExecI @i {m, \top}
```

We define a logical relation that enforces robust safety

- No assumptions on contents of memory, only on the page tables
- Challenge is to consider all possible interactions, incl. in-flight memory sharing, etc.

Conclusion

Contributions

- An operational semantics for the combination of a machine and a hypervisor
- A program logic for modular reasoning about VMs with communication
 - Verified the run & yield example with resumption conditions (saved ~200 LOC comparing to invariants)
- A logical relation for robust safety property
 - The run & yield example with an unknown VM (~80 more LOC)

Next Steps

- Adding interrupts/exceptions crucial for scheduling
- Considering multi-core CPUs concurrency
- Non-interference