

Video 04

(1) In a system there are 3 processes. 091
 P_1 (10 bytes) P_2 (6 bytes) P_3 (8 bytes) with page

Size = 2 byte

main memory = 32 byte.

Page table

| Page table | | | | | |
|------------|-------|-------|-------|-------|-------|
| P_1 | | P_2 | | P_3 | |
| Page | Frame | Page | Frame | Page | Frame |
| 0 | 7 | 0 | 15 | 0 | 2 |
| 1 | 12 | 1 | 13 | 1 | 6 |
| 2 | 1 | 2 | 9 | 2 | 3 |
| 3 | 5 | | | 3 | 8 |
| 4 | 4 | | | | |

Find the physical address of logical address

P_1 page = $10/2 = 5$ page

P_2 page = $6/2 = 3$ page

P_3 page = $8/2 = 4$ page

offset = 2 $\Rightarrow 2^1 \Rightarrow n = 1$ bit.

P1

Page 5 $\Rightarrow 2^3 \Rightarrow$ Page no = 3 bit

| padding | Page no | offset |
|---------|---------|--------|
| 1 | 3 | 1 |

memory address 32 bit.

to represent 32 bit = $2^5 \rightarrow$ bit.

a) 01001
 Page no \leftarrow 4
 offset \leftarrow 1

| Frame | offset |
|-------|--------|
| 4 | 1 |

Physical address = (Frame no \times Page size) + offset.

$$= (4 \times 2) + 1$$

$$= 8 + 1$$

= 9 \rightarrow means 01001 main

memory 9th
 byte store

01001 9 Store
 2641

b) 00100 of P1.

$$\begin{array}{c|c} 0010 & 0 \\ \hline \text{Page number} & \text{offset} \end{array}$$

 2 0

\Rightarrow frame : 1
 offset : 0

Physical address = (Frame no \times Page size) + offset

$$\begin{aligned}
 &= (1 \times 2) + 0 \\
 &= 2 + 0 \\
 &= 2
 \end{aligned}$$

তাই জানি 00100 main memory
 এর 2nd byte 1 থাকবে।

c) 00111 of P1.

$$\begin{array}{c|c} 0011 & 1 \\ \hline \text{Page number} & \text{offset} \end{array}$$

\Rightarrow frame : 5
 offset : 1.

$$\text{Physical address} = (5 \times 2) + 1 = 11$$

d) 00001 of P2.

29 to 10101 (1)

$\frac{0000}{\text{Page \#}} \quad \frac{1}{\text{offset}}$
 number 0 1

Frame 0101
 15
 1
 01

$$\begin{aligned} \text{Physical address} &= (15 \times 2) + 1 \\ &= 30 + 1 \\ &= 31 \end{aligned}$$

e) 00100 of P2.

29 to 01000 (0)

$\frac{0010}{\text{Page \#}} \quad \frac{0}{\text{offset}}$
 number 2 0

Frame 01000
 9
 0
 0

$$\begin{aligned} \text{Physical address} &= (9 \times 2) + 0 \\ &= 18 \end{aligned}$$

f) 10101 of P2.

$$\begin{array}{c|c} 1010 & 1 \\ \hline \text{Page no} & \text{offset} \end{array}$$

 10 1

Invalid page no

g) 00010 of P3.

$$\begin{array}{c|c} 0001 & 0 \\ \hline \text{Page no} & \text{offset} \end{array}$$

 1 0

$$\begin{array}{c|c} \text{Frame} & \text{offset} \\ \hline 1 & 0 \end{array}$$

Physical address = $(1 \times 2) + 0$

$$= 2$$

h) 11011 of P3.

$$\begin{array}{r} \text{1101} \quad \underline{1} \\ \hline \end{array}$$
 Page number \leftarrow offset \rightarrow
 13

invalid page number.

i) 00110 of P3.

$$\begin{array}{r} 0011 \quad \underline{0} \\ \hline \end{array}$$
 Page number \leftarrow offset \rightarrow frame offset
 3 0 0

Physical address = $(8 \times 2) + 0$
 = 16

(Ans).

2)

During TLB,

associative lookup time = 3 ns, TLB

hit ratio, $\alpha = 70\%$

miss ratio, = 30%

memory access = 80 ns, TRAM

EAT = ?

$$EAT = \alpha (TLB + TRAM) + (1 - \alpha) (TLB + 2 TRAM)$$

$$= .7 (3 + 80) + .3 (3 + 160)$$

$$= .7 (83) + .3 (163)$$

$$= 107 \text{ ns}$$

(Ans)

(3) During TLB, ratio $\alpha = 0.655$ (P)

$$T_{TLB} = 5 \text{ ns}$$

$$\text{hit ratio} = 65.5 \%$$

$$T_{RAM} = 200 \text{ ns}$$

$$\text{miss ratio} = 34.5 \%$$

$$EAT = ?$$

$$EAT = \alpha (T_{TLB} + T_{RAM}) + (1 - \alpha) (T_{TLB} + 2 T_{RAM})$$

$$= 0.655 (5 + 200) + 0.345 (5 + 2 \cdot 200)$$

$$= 0.655 (205) + 0.345 (405)$$

$$= 274 \text{ ns}$$

(Ans)

4)

Logical address = 118 bits.

Page size = 16 KB.

entry size = 8 byte.

Page size = 16×1024

= $2^{14} \times 16384$

(MARKS + BITS) $\times (2^{14}) + (MARKS + BITS) \times 8 = TAG$

(OPS + 8) $\times (2^{14}) + (OPS + 8) \times 8 = TAG$

| | | | | | | | | | | |
|---|----|----|----|----|----|----|----|----|----|----|
| 5 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 11 | 14 |
|---|----|----|----|----|----|----|----|----|----|----|

= 118 bits.

Number of rows = $\frac{\text{Page size}}{\text{entry size}}$

= $\frac{16 \text{ KB}}{8 \text{ B}}$

= 2^{11}

5) Single paging

logical address space = 8 bits

Page size = 16 bytes

main memory = 512 bytes.

Page size = 16 Bytes = 2^4

| | | |
|---------|--------|----------|
| 4 | 4 | Total: 8 |
| Page no | offset | |

Frames in RAM = $\frac{512}{16} = 32$ frames in RAM

3, 90, 167, 241 p.m

physical address

3 = 0000 0011

0 ← Page no
 11 ← offset

Physical address

$$= (5 \times 16) + 3$$

$$= 80 + 3 = 83$$

(Frame no × Page size) + offset


$$90 = \underline{0101} \quad \underline{1010}$$

Page no \leftarrow \rightarrow offset

5 no page which is invalid.

$$167 = \underline{1010} \quad \underline{0111}$$

frame offset



$$\text{physical address} = (7 \times 16) + 7$$

$$= 112 + 7$$

$$= 119 \text{ LPS (F0110P, C)}$$

$$241 = \underline{1111} \quad \underline{0001}$$

Page no \leftarrow \rightarrow offset $\underline{1100} \quad \underline{0001} = 1$

15

1

40

$$\text{physical address} = (14 \times 16) + 1$$

$$= 224 + 1$$

$$= 225$$

page 2 offset

6) multi level paging


Logical address space = 8 bits

Page size = 16 Bytes. = 2⁴

per entry size = 4 Bytes.

Frames in RAM = $\frac{16}{4} = 4$


No of Rows



main memory size = 512 Bytes.

Frames in RAM = $\frac{512}{16} = 32$ frames in RAM.

logical address = 179



Page directory
outer page
table.

Outer table.

page 2 points to frame 11 and that is valid.

page 2 offset 3

Now, inner frame 11's offset 3 has 14 which is valid.

Physical address = (frame no x page size) + offset.

$$= (14 \times 16) + 3$$

$$= 227$$

logical address = 90

Outer page

directory

| | | |
|----|----|------|
| 01 | 01 | 1010 |
|----|----|------|

offset

outer page

1 has pointer to frame 6 and is valid.

inner table frame 6's ~~offset~~ 1 page refers to frame 20 which is also valid.

physical address = (frame no x page size) + offset.

$$= (20 \times 16) + 10$$

$$= 320 + 10$$

$$= 330$$


(Ans)

7) Logical address space = 16 bits


page size = 16 bytes = 2^4

each entry = 2 bytes

main memory = 1 KB = $1 \times 1024 = 2^{10}$ bytes



$$\begin{aligned} \text{no of rows} &= 16/2 \\ &= 8 = 2^3 \end{aligned}$$



frame no = 56

$$\begin{aligned} \text{Physical address} &= (56 \times 16) + 5 \\ &= 901 \end{aligned}$$

13742 \rightarrow 001 101 011 010 1110 \rightarrow 14 offset

3rd outer table \leftarrow

1

2nd
outer

3rd
outer

inner

2nd outer table = 15015 = 3K = 2K

Frame = 60.

Physical address = $(60 \times 16) + 14$

= 960 + 14

= 974

(Ans)

| | | | | |
|------|-----|-----|-----|-----|
| 1010 | 110 | 010 | 000 | 011 |
|------|-----|-----|-----|-----|

\leftarrow 12PPP

2nd outer table

(15015)

(3K)

(2K)



(12PPP)

(Practice)
8

~~1~~ ~~5~~ ~~4~~ ~~3~~ ~~2~~ ~~1~~ ~~0~~ ~~7~~ ~~6~~ ~~5~~ ~~4~~ ~~3~~ ~~2~~ ~~1~~ ~~0~~

FIFO



~~10/16~~



$$\text{hit} = \frac{5}{16} = 31.25\%$$

$$\text{miss} = \frac{11}{16} = 68.75\%$$

LRU



Optimal
 ସିଲଭର

X 5 4 3 0 4 7 1 2 9 1 7 7 3 1 7

| | | | | | | | | | | | | |
|---|---|---|---|---|-----|---|-----|---|---|-----|-----|-----|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1* | 1 | 1 |
| — | 5 | 5 | 5 | 0 | 0 | 7 | 7 | 7 | 7 | 7 | 7 | 7* |
| — | — | 4 | 4 | 4 | 4* | 4 | 4 | 2 | 2 | 2 | 2* | 2 |
| — | — | — | 3 | 3 | 3 | 3 | 3 | 3 | 9 | 9 | 9 | 9 |
| | | | | | hit | | hit | | | hit | hit | hit |

| | | |
|---|-----|-----|
| 1 | 1* | 1 |
| 7 | 7 | 7* |
| 3 | 3 | 3 |
| 9 | 9 | 9 |
| | hit | hit |

$$\text{hit ratio} = \frac{7}{16} = 43.7\%$$

$$\text{miss ratio} = 9/16 = 56.2\%$$