



Министерство науки и высшего образования Российской Федерации
Федеральное государственное бюджетное образовательное учреждение
высшего образования
«Московский государственный технический университет
имени Н.Э. Баумана
(национальный исследовательский университет)»
(МГТУ им. Н.Э. Баумана)

ФАКУЛЬТЕТ «Информатика и системы управления»

КАФЕДРА «Программное обеспечение ЭВМ и информационные технологии»

Отчёт

по лабораторной работе №4

Название: Методология разработки и верификации
ускорителей вычислений на платформе Xilinx Alveo

Дисциплина: Архитектура ЭВМ

Студент

ИУ7-54Б

(Группа)

Л.Е.Тартыков

(Подпись, дата)

(И.О. Фамилия)

Преподаватель

А.Ю.Попов

(Подпись, дата)

(И.О. Фамилия)

Москва, 2021

Цель работы

Изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения поставленной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- разработать RTL (Register Transfer Language, язык регистровых передач) описание ускорителя вычислений по индивидуальному варианту;
- выполнить генерацию ядра ускорителя;
- выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе;
- провести тесты работы ускорителя вычислений.

Основные теоретические сведения

В ходе лабораторной работы будет использован базовый шаблон так называемого RTL проекта VINC, который может быть создан в IDE Xilinx Vitis и САПР Xilinx Vivado. Шаблон VINC выполняет попарное сложение чисел исходного массива и сохраняет результаты во втором массиве. Проект VINC включает:

Проект ПО хоста, выполняющий инициализацию аппаратного ядра и его тестирование через OpenCL вызовы.

Синтезируемый RTL проект ядра ускорителя на языках Verilog и SystemVerilog.

Функциональный тест ускорителя VINC на языке SystemVerilog.

Все перечисленные проекты создаются автоматически посредством запуска мастера RTL проектов в IDE Xilinx Vitis, и могут далее модифицироваться как через тот же мастер, так и в ручном режиме в САПР Xilinx Vivado, или обычном текстовом редакторе. Ряд проектных процедур необходимо запустить из консоли ОС Linux.

Проект VINC представляет собой аппаратное устройство, связанное шиной AXI4 MM (Memory mapped) с DDR[i] памятью, и получающее настроечные параметры по интерфейсу AXI4 Lite от программного обеспечения хоста (рисунок 1). В рамках всей системы используется единое 64-х разрядное адресное пространство, в котором формируются адреса на всех AXI4 шинах.




Рисунок 1 – Размещение проекта на ПЛИС xcu200-fsgd2104-2-е карты Alveo U200

В каждой карте U200 имеется возможность подключить ускоритель к любому DDR[i] контроллеру в том регионе, где будет размещен проект. Всего для пользователя доступны 3 динамических региона: SLR0,1,2, для которых выделены каналы локальной памяти DDR[0], DDR[2], DDR[3] соответственно. Вся подключенная память DDR[0..3] доступна со стороны статического региона, в котором размещена аппаратная часть XRT.

Память DDR[1] доступна для использования как в статическом регионе, так и в динамическом регионе SLR1.

Предполагается, что эта память может служить для организации эффективной подсистемы памяти ускорительной карты: буферизации данных, передаваемых между хост-системой и ускорителем.

Копии экранов моделирования исходного проекта VINC (исход- ная программа)

По умолчанию, в диаграмму (которую необходимо получить в приложении Vivado) добавлены сигналы шины AXI4 MM, представляющие собой 5 независимых каналов передачи сообщений, которые представлены в таблице 1.

Таблица 1 – Результаты замеров времени.

Канал передачи	Группы сигналов
Канал чтения адреса от ведущего к ведомому	m00_axi_ar*
Канал чтения данных от ведомого к ведущему	m00_axi_r*
Канал записи адреса записи от ведущего к ведомому	m00_axi_aw*
Канал запись данных от ведущего к ведомому	m00_axi_w*
Канал записи ответа от ведомого к ведущему	m00_axi_b*

Каналы позволяют сформировать конвейерные транзакции чтения и записи. Последовательность событий транзакции чтения можно представить следующим образом: ARVALID→ARREADY→RVALID→RREADY.

На рисунке 2 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 4 – Транзакция записи результата инкремента данных на шине AXI4 MM

Копии экранов моделирования исходного проекта VINC (изме- ненная программа)

В соответствии с вариантом 16 необходимо было изменить код про-
екта. Реализовать функцию по формуле (1):

$$R[i] = A[i] * 4 - 16 \quad (1)$$

На рисунке 5 приведен код измененной программы.

```
76 :  
77 : // Adder function  
78 : always @(posedge s_axis_aclk) begin  
79 :   for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin  
80 :     d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] * 4 - 16;  
81 :   end  
82 : end
```

Рисунок 5 – Измененный код модуля _adder.v

На рисунке 6 приведена транзакция чтения данных вектора на шине
AXI4 MM из DDR памяти.




Рисунок 6 – Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти

На рисунке 7 приведена транзакция записи результата инкремента данных на шине AXI4 MM.




Рисунок 7 – Транзакция записи результата инкремента данных на шине AXI4 MM

Сборка проекта

Для сборки проекта необходимо было написать конфигурационный файл. В конфигурационном файле указывается основная информация для работы компилятора `v++`:

1. Количество и условные имена экземпляров ядер.
2. Тактовая частота работы ядра.
3. Для каждого ядра: выбор области SLR (`SLR[0..2]`), выбор DDR (`DDR[0..3]`) памяти, выбор высокопроизводительной памяти PLRAM (`PLRAM[0,1,2]`).
4. Параметры синтеза и оптимизации проекта.

На рисунке 8 представлен конфигурационный файл для сборки проекта.



```
1 [connectivity]
2 nk=rtl_kernel_wizard_0:1:vinc0
3
4 slr=vinc0:SLR2
5 sp=vinc0.m00_axi:DDR[3]
6
7 [vivado]
8 prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
9 prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
10 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
11 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
12 prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 8 – Конфигурационный файл

Содержимое файлов `v++*.log` и `*.xclbin.info` приведено в приложениях.

Тестирование

Для того, чтобы запустить тесты, необходимо изменить условие проверки в автоматически созданном программном модуле `host_example.cpp`.

Часть кода модуля `host_example.cpp` приведена на рисунке 9. Было изменено условие проверки, на проверку, соответствующую моему варианту.

```
315
316     for (cl_uint i = 0; i < number_of_words; i++) {
317         if ((h_data[i] * 4 - 16) != h_axi00_ptr0_output[i]) {
318             printf("ERROR in rtl_kernel_wizard_0:m00_axi - array index %d (host addr 0x%08x)", i, h_data[i]);
319             check_status = 1;
320         }
321         //printf("i=%d, input=%d, output=%d\n", i, h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);
322     }
```

Рисунок 9 – Фрагмент кода `host_example.cpp`

Тесты запускались с помощью команды `Run->Run Configurations` с настройкой параметров согласно условию лабораторной работы. По результатам на рисунке 10 можно увидеть, что все тесты выполнены успешно.

```
<terminated> (exit value: 0) SystemDebugger_Alveo_lab1_system_Alveo_lab1 [OpenCL] /iu_home/iu7136/workspa
[Console output redirected to file:/iu_home/iu7136/workspace/Alveo_lab1/Hardware/SystemD
INFO: Found 1 platforms
INFO: Selected platform 0 from Xilinx
INFO: Found 1 devices
CL_DEVICE_NAME xilinx_u200_xdma_201830_2
Selected xilinx_u200_xdma_201830_2 as the target device
INFO: loading xclbin /iu_home/iu7136/workspace/vinc.xclbin
INFO: Test completed successfully.
```

Рисунок 10 – Выполнение тестов

Заключение

Изучены архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Были выполнены следующие задачи:

- изучены основные сведения о платформе Xilinx Alveo U200;
- разработано RTL (Register Transfer Language, язык регистровых передач) описание ускорителя вычислений по индивидуальному варианту;
- выполнена генерация ядра ускорителя;
- выполнены синтез и сборка бинарного модуля ускорителя;
- разработано и отлажено тестирующее программное обеспечение на серверной хост-платформе;
- проведены тесты работы ускорителя вычислений.

Поставленная цель достигнута.

Контрольные вопросы

1. Назовите преимущества и недостатки XDMA и QDMA платформ.

Преимущества QDMA:

- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой;
- предоставляет разработчикам прямое потоковое соединение с низкой задержкой между хостом и ядрами;
- включает высокопроизводительный DMA, который использует несколько очередей, оптимизированных как для передачи данных с высокой пропускной способностью, так и для передачи данных с большим количеством пакетов.

Недостатки XDMA:

- требует, чтобы данные сначала были полностью перемещены из памяти хоста в память FPGA (DDRx4 DIMM или PLRAM), прежде чем логика FPGA сможет начать обработку данных, что влияет на задержку на запуске задачи.

2. Назовите последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы.

1. Хост получает все платформы.
2. Хост выбирает имя платформы Xilinx.
3. Хост получает Id устройства.
4. Хост получает информацию об устройстве.
5. Создается контекст для переменных.
6. Создается команда для устройства-ускорителя.

3. Какова процедура запуска задания на исполнения в ускорительном ядре VINC.

1. Данные из .xclbin копируются из ОЗУ в локальную память ускорителя посредством DMA.
2. В памяти устройства-ускорителя создается исполняемый файл.
3. Те данные, которые подлежат обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA.
4. Указываются необходимые параметры и запускается программа на ускорителе.
5. В конце выполняется чтение готовых данных.

4. Опишите процесс линковки на основании содержимого файла v++*.log.

1. Анализ профиля устройства. Анализ конфигурационного файла. Поиск необходимых интерфейсов.
2. FPGA linking synthesized kernels to platform
3. FPGA logic optimization (оптимизация логики ПЛИС) для минимизации задержки.
4. FPGA logic placement (размещение логики ПЛИС, то есть выбор конкретного мета для определенного логического блока).
5. FPGA routing (маршрутизация ПЛИС)
6. FPGA bitstream generation (генерация битового потока ПЛИС, то есть генерация файла [*xclbin]).

Приложение А

Листинг 1 – Содержимое файла host_example.cpp

```
1 // This is a generated file. Use and modify at your own risk.
2 //////////////////////////////////////
3
4 /*****
5 Vendor: Xilinx
6 Associated Filename: main.c
7 #Purpose: This example shows a basic vector add +1 (constant) by manipulating
8 #         memory inplace.
9 *****/
10
11 #include <fcntl.h>
12 #include <stdio.h>
13 #include <iostream>
14 #include <stdlib.h>
15 #include <string.h>
16 #include <math.h>
17 #ifdef _WINDOWS
18 #include <io.h>
19 #else
20 #include <unistd.h>
21 #include <sys/time.h>
22 #endif
23 #include <assert.h>
24 #include <stdbool.h>
25 #include <sys/types.h>
26 #include <sys/stat.h>
27 #include <CL/opencl.h>
28 #include <CL/cl_ext.h>
29 #include "xclhal2.h"
30
31 //////////////////////////////////////
32
33 #define NUM_WORKGROUPS (1)
34 #define WORKGROUP_SIZE (256)
35 #define MAX_LENGTH 8192
36 #define MEM_ALIGNMENT 4096
37 #if defined(VITIS_PLATFORM) && !defined(TARGET_DEVICE)
38 #define STR_VALUE(arg)      #arg
39 #define GET_STRING(name) STR_VALUE(name)
40 #define TARGET_DEVICE GET_STRING(VITIS_PLATFORM)
41 #endif
42
43 //////////////////////////////////////
44
45 cl_uint load_file_to_memory(const char *filename, char **result)
46 {
47     cl_uint size = 0;
48     FILE *f = fopen(filename, "rb");
49     if (f == NULL) {
50         *result = NULL;
51         return -1; // -1 means file opening fail
52     }
53     fseek(f, 0, SEEK_END);
54     size = ftell(f);
55     fseek(f, 0, SEEK_SET);
56     *result = (char *)malloc(size+1);
57     if (size != fread(*result, sizeof(char), size, f)) {
58         free(*result);
59         return -2; // -2 means file reading fail
60     }
61     fclose(f);
62     (*result)[size] = 0;
63     return size;
64 }
65
66 int main(int argc, char** argv)
67 {
68
69     cl_int err; // error code returned from api calls
70     cl_uint check_status = 0;
71     const cl_uint number_of_words = 4096; // 16KB of data
72
73 }
```

```

74     cl_platform_id platform_id;           // platform id
75     cl_device_id device_id;             // compute device id
76     cl_context context;                 // compute context
77     cl_command_queue commands;          // compute command queue
78     cl_program program;                 // compute programs
79     cl_kernel kernel;                   // compute kernel
80
81     cl_uint* h_data;                     // host memory for input vector
82     char cl_platform_vendor[1001];
83     char target_device_name[1001] = TARGET_DEVICE;
84
85     cl_uint* h_axi00_ptr0_output = (cl_uint*)aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH * sizeof(cl_uint*))
86         ; // host memory for output vector
87     cl_mem d_axi00_ptr0;                 // device memory used for a vector
88
89     if (argc != 2) {
90         printf("Usage: %s xclbin\n", argv[0]);
91         return EXIT_FAILURE;
92     }
93
94     // Fill our data sets with pattern
95     h_data = (cl_uint*)aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH * sizeof(cl_uint*));
96     for (cl_uint i = 0; i < MAX_LENGTH; i++) {
97         h_data[i] = i;
98         h_axi00_ptr0_output[i] = 0;
99     }
100
101     // Get all platforms and then select Xilinx platform
102     cl_platform_id platforms[16];        // platform id
103     cl_uint platform_count;
104     cl_uint platform_found = 0;
105     err = clGetPlatformIDs(16, platforms, &platform_count);
106     if (err != CL_SUCCESS) {
107         printf("ERROR: Failed to find an OpenCL platform!\n");
108         printf("ERROR: Test failed\n");
109         return EXIT_FAILURE;
110     }
111     printf("INFO: Found %d platforms\n", platform_count);
112
113     // Find Xilinx Platform
114     for (cl_uint iplat=0; iplat<platform_count; iplat++) {
115         err = clGetPlatformInfo(platforms[iplat], CL_PLATFORM_VENDOR, 1000, (void *)cl_platform_vendor,
116             NULL);
117         if (err != CL_SUCCESS) {
118             printf("ERROR: clGetPlatformInfo(CL_PLATFORM_VENDOR) failed!\n");
119             printf("ERROR: Test failed\n");
120             return EXIT_FAILURE;
121         }
122         if (strcmp(cl_platform_vendor, "Xilinx") == 0) {
123             printf("INFO: Selected platform %d from %s\n", iplat, cl_platform_vendor);
124             platform_id = platforms[iplat];
125             platform_found = 1;
126         }
127     }
128     if (!platform_found) {
129         printf("ERROR: Platform Xilinx not found. Exit.\n");
130         return EXIT_FAILURE;
131     }
132
133     // Get Accelerator compute device
134     cl_uint num_devices;
135     cl_uint device_found = 0;
136     cl_device_id devices[16]; // compute device id
137     char cl_device_name[1001];
138     err = clGetDeviceIDs(platform_id, CL_DEVICE_TYPE_ACCELERATOR, 16, devices, &num_devices);
139     printf("INFO: Found %d devices\n", num_devices);
140     if (err != CL_SUCCESS) {
141         printf("ERROR: Failed to create a device group!\n");
142         printf("ERROR: Test failed\n");
143         return -1;
144     }
145
146     //iterate all devices to select the target device.
147     for (cl_uint i=0; i<num_devices; i++) {
148         err = clGetDeviceInfo(devices[i], CL_DEVICE_NAME, 1024, cl_device_name, 0);
149         if (err != CL_SUCCESS) {
150             printf("ERROR: Failed to get device name for device %d!\n", i);
151             printf("ERROR: Test failed\n");
152             return EXIT_FAILURE;
153         }
154         printf("CL_DEVICE_NAME %s\n", cl_device_name);

```



```

154     if(strcmp(cl_device_name, target_device_name) == 0) {
155         device_id = devices[i];
156         device_found = 1;
157         printf("Selected %s as the target device\n", cl_device_name);
158     }
159 }
160
161 if (!device_found) {
162     printf("ERROR: Target device %s not found. Exit.\n", target_device_name);
163     return EXIT_FAILURE;
164 }
165
166 // Create a compute context
167 //
168 context = clCreateContext(0, 1, &device_id, NULL, NULL, &err);
169 if (!context) {
170     printf("ERROR: Failed to create a compute context!\n");
171     printf("ERROR: Test failed\n");
172     return EXIT_FAILURE;
173 }
174
175 // Create a command commands
176 commands = clCreateCommandQueue(context, device_id, CL_QUEUE_PROFILING_ENABLE |
    CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE, &err);
177 if (!commands) {
178     printf("ERROR: Failed to create a command commands!\n");
179     printf("ERROR: code %i\n", err);
180     printf("ERROR: Test failed\n");
181     return EXIT_FAILURE;
182 }
183
184 cl_int status;
185
186 // Create Program Objects
187 // Load binary from disk
188 unsigned char *kernelbinary;
189 char *xclbin = argv[1];
190
191 //-----
192 // xclbin
193 //-----
194 printf("INFO: loading xclbin %s\n", xclbin);
195 cl_uint n_i0 = load_file_to_memory(xclbin, (char **) &kernelbinary);
196 if (n_i0 < 0) {
197     printf("ERROR: failed to load kernel from xclbin: %s\n", xclbin);
198     printf("ERROR: Test failed\n");
199     return EXIT_FAILURE;
200 }
201
202 size_t n0 = n_i0;
203
204 // Create the compute program from offline
205 program = clCreateProgramWithBinary(context, 1, &device_id, &n0,
    (const unsigned char **) &kernelbinary, &status, &err);
206 free(kernelbinary);
207
208 if ((!program) || (err != CL_SUCCESS)) {
209     printf("ERROR: Failed to create compute program from binary %d!\n", err);
210     printf("ERROR: Test failed\n");
211     return EXIT_FAILURE;
212 }
213
214
215 // Build the program executable
216 //
217 err = clBuildProgram(program, 0, NULL, NULL, NULL, NULL);
218 if (err != CL_SUCCESS) {
219     size_t len;
220     char buffer[2048];
221
222     printf("ERROR: Failed to build program executable!\n");
223     clGetProgramBuildInfo(program, device_id, CL_PROGRAM_BUILD_LOG, sizeof(buffer), buffer, &len);
224     printf("%s\n", buffer);
225     printf("ERROR: Test failed\n");
226     return EXIT_FAILURE;
227 }
228
229
230 // Create the compute kernel in the program we wish to run
231 //
232 kernel = clCreateKernel(program, "rtl_kernel_wizard_0", &err);
233 if (!kernel || err != CL_SUCCESS) {
234     printf("ERROR: Failed to create compute kernel!\n");

```

```

235     printf("ERROR: Test failed\n");
236     return EXIT_FAILURE;
237 }
238
239 // Create structs to define memory bank mapping
240 cl_mem_ext_ptr_t mem_ext;
241 mem_ext.obj = NULL;
242 mem_ext.param = kernel;
243
244
245 mem_ext.flags = 1;
246 d_axi00_ptr0 = clCreateBuffer(context, CL_MEM_READ_WRITE | CL_MEM_EXT_PTR_XILINX, sizeof(cl_uint)
    * number_of_words, &mem_ext, &err);
247 if (err != CL_SUCCESS) {
248     std::cout << "Return code for clCreateBuffer flags=" << mem_ext.flags << ": " << err << std::
        endl;
249 }
250
251
252 if (!(d_axi00_ptr0)) {
253     printf("ERROR: Failed to allocate device memory!\n");
254     printf("ERROR: Test failed\n");
255     return EXIT_FAILURE;
256 }
257
258
259 err = clEnqueueWriteBuffer(commands, d_axi00_ptr0, CL_TRUE, 0, sizeof(cl_uint) * number_of_words,
    h_data, 0, NULL, NULL);
260 if (err != CL_SUCCESS) {
261     printf("ERROR: Failed to write to source array h_data: d_axi00_ptr0: %d!\n", err);
262     printf("ERROR: Test failed\n");
263     return EXIT_FAILURE;
264 }
265
266
267 // Set the arguments to our compute kernel
268 // cl_uint vector_length = MAX_LENGTH;
269 err = 0;
270 cl_uint d_scalar00 = 0;
271 err |= clSetKernelArg(kernel, 0, sizeof(cl_uint), &d_scalar00); // Not used in example RTL logic.
272 err |= clSetKernelArg(kernel, 1, sizeof(cl_mem), &d_axi00_ptr0);
273
274 if (err != CL_SUCCESS) {
275     printf("ERROR: Failed to set kernel arguments! %d\n", err);
276     printf("ERROR: Test failed\n");
277     return EXIT_FAILURE;
278 }
279
280 size_t global[1];
281 size_t local[1];
282 // Execute the kernel over the entire range of our 1d input data set
283 // using the maximum number of work group items for this device
284
285 global[0] = 1;
286 local[0] = 1;
287 err = clEnqueueNDRangeKernel(commands, kernel, 1, NULL, (size_t*)&global, (size_t*)&local, 0, NULL,
    NULL);
288 if (err) {
289     printf("ERROR: Failed to execute kernel! %d\n", err);
290     printf("ERROR: Test failed\n");
291     return EXIT_FAILURE;
292 }
293
294 clFinish(commands);
295
296
297 // Read back the results from the device to verify the output
298 //
299 cl_event readevent;
300
301 err = 0;
302 err |= clEnqueueReadBuffer( commands, d_axi00_ptr0, CL_TRUE, 0, sizeof(cl_uint) * number_of_words,
    h_axi00_ptr0_output, 0, NULL, &readevent );
303
304 if (err != CL_SUCCESS) {
305     printf("ERROR: Failed to read output array! %d\n", err);
306     printf("ERROR: Test failed\n");
307     return EXIT_FAILURE;
308 }
309 clWaitForEvents(1, &readevent);
310
311 // Check Results

```

```

312
313     for (cl_uint i = 0; i < number_of_words; i++) {
314         if ((h_data[i] * 4 - 16) != h_axi00_ptr0_output[i]) {
315             printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n", i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i], h_axi00_ptr0_output[i]);
316             check_status = 1;
317         }
318         //printf("i=%d, input=%d, output=%d\n", i, h_axi00_ptr0_input[i], h_axi00_ptr0_output[i]);
319     }
320
321
322     //-----
323     // Shutdown and cleanup
324     //-----
325     clReleaseMemObject(d_axi00_ptr0);
326     free(h_axi00_ptr0_output);
327
328     free(h_data);
329     clReleaseProgram(program);
330     clReleaseKernel(kernel);
331     clReleaseCommandQueue(commands);
332     clReleaseContext(context);
333
334     if (check_status) {
335         printf("ERROR: Test failed\n");
336         return EXIT_FAILURE;
337     } else {
338         printf("INFO: Test completed successfully.\n");
339         return EXIT_SUCCESS;
340     }
341
342
343 } // end of main

```

Приложение Б

Листинг 2 – Содержимое файла v++*.log

```
1 INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
2 Reports: /iu_home/iu7136/_x/reports/link
3 Log files: /iu_home/iu7136/_x/logs/link
4 INFO: [v++ 60-1548] Creating build summary session with primary output /iu_home/iu7136/workspace/vinc.
   xelbin.link_summary, at Sat Dec 25 22:16:51 2021
5 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Dec 25 22:16:51 2021
6 INFO: [v++ 60-1315] Creating rulecheck session with output '/iu_home/iu7136/_x/reports/link/v++
   _link_vinc_guidance.html', at Sat Dec 25 22:17:08 2021
7 INFO: [v++ 60-895] Target platform: /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/
   xilinx_u200_xdma_201830_2.xpfm
8 INFO: [v++ 60-1578] This platform contains Device Support Archive '/opt/xilinx/platforms/
   xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
9 INFO: [v++ 74-74] Compiler Version string: 2020.2
10 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this
   release.
11 INFO: [v++ 60-629] Linking for hardware target
12 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
13 INFO: [v++ 60-1332] Run 'run_link' status: Not started
14 INFO: [v++ 60-1443] [22:17:52] Run run_link: Step system_link: Started
15 INFO: [v++ 60-1453] Command Line: system_link --xo /iu_home/iu7136/workspace/Alveo_lab1_kernels/
   vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo --config /iu_home/iu7136/
   _x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/
   xilinx_u200_xdma_201830_2.xpfm --target hw --output_dir /iu_home/iu7136/_x/link/int --temp_dir /
   iu_home/iu7136/_x/link/sys_link
16 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
17 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Dec 25 22:18:03 2021
18 INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /iu_home/iu7136/workspace/Alveo_lab1_kernels/
   vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo
19 INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7136/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
20 INFO: [SYSTEM_LINK 82-38] [22:18:05] build_xd_ip_db started: /data/Xilinx/Vitis/2020.2/bin/
   build_xd_ip_db -ip_search 0 -sds-pf /iu_home/iu7136/_x/link/sys_link/xilinx_u200_xdma_201830_2.
   hpfm -clkid 0 -ip /iu_home/iu7136/_x/link/sys_link/iprepo/
   mycompany_com_kernel_rtl_kernel_wizard_0_1_0_rtl_kernel_wizard_0 -o /iu_home/iu7136/_x/link/
   sys_link/_sysl/.cdb/xd_ip_db.xml
21 INFO: [SYSTEM_LINK 82-37] [22:18:31] build_xd_ip_db finished successfully
22 Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free
   physical = 207946 ; free virtual = 372608
23 INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
24 INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/
   iu7136/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
25 INFO: [SYSTEM_LINK 82-38] [22:18:31] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk
   rtl_kernel_wizard_0:1:vinc0 -slr vinc0:SLR2 -sp vinc0.m00_axi:DDR[3] -dmclkid 0 -r /iu_home/iu7136
   /_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /iu_home/iu7136/_x/link/sys_link/cfgraph/
   cfgen_cfgraph.xml
26 INFO: [CFGGEN 83-0] Kernel Specs:
27 INFO: [CFGGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
28 INFO: [CFGGEN 83-0] Port Specs:
29 INFO: [CFGGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: DDR[3]
30 INFO: [CFGGEN 83-0] SLR Specs:
31 INFO: [CFGGEN 83-0] instance: vinc0, SLR: SLR2
32 INFO: [CFGGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[3] for directive vinc0.
   m00_axi:DDR[3]
33 INFO: [SYSTEM_LINK 82-37] [22:18:53] cfgen finished successfully
34 Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free
   physical = 207787 ; free virtual = 372450
35 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
36 INFO: [SYSTEM_LINK 82-38] [22:18:53] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd --linux --
   trace_buffer 1024 --input_file /iu_home/iu7136/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db
   /iu_home/iu7136/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /iu_home/
   iu7136/_x/link/sys_link/_sysl/.xsd --temp_dir /iu_home/iu7136/_x/link/sys_link --output_dir /
   iu_home/iu7136/_x/link/int --target_bd pfm_dynamic.bd
37 INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu_home/iu7136/_x/link/
   sys_link/cfgraph/cfgen_cfgraph.xml -r /iu_home/iu7136/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o
   dr.xml
38 INFO: [CF2BD 82-28] cf2xd finished successfully
39 INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /
   iu_home/iu7136/_x/link/sys_link/_sysl/.xsd
40 INFO: [CF2BD 82-28] cf_xsd finished successfully
41 INFO: [SYSTEM_LINK 82-37] [22:19:06] cf2bd finished successfully
42 Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1557.895 ; gain = 0.000 ; free
   physical = 207580 ; free virtual = 372247
43 INFO: [v++ 60-1441] [22:19:06] Run run_link: Step system_link: Completed
```

```

44 Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 207612 ; free virtual = 372276
45 INFO: [v++ 60-1443] [22:19:06] Run run_link: Step cf2sw: Started
46 INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /iu_home/iu7136/_x/link/int/sdsl.dat -rtd /iu_home/iu7136
    /_x/link/int/cf2sw.rtd -nofilter /iu_home/iu7136/_x/link/int/cf2sw_full.rtd -xclbin /iu_home/
    iu7136/_x/link/int/xclbin_orig.xml -o /iu_home/iu7136/_x/link/int/xclbin_orig.1.xml
47 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
48 INFO: [v++ 60-1441] [22:19:21] Run run_link: Step cf2sw: Completed
49 Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 207583 ; free virtual = 372246
50 INFO: [v++ 60-1443] [22:19:21] Run run_link: Step rtd2_system_diagram: Started
51 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
53 INFO: [v++ 60-1441] [22:19:31] Run run_link: Step rtd2_system_diagram: Completed
54 Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:09 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 207034 ; free virtual = 371697
55 INFO: [v++ 60-1443] [22:19:31] Run run_link: Step vpl: Started
56 INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache /iu_home/
    iu7136/.ipcache --output_dir /iu_home/iu7136/_x/link/int --log_dir /iu_home/iu7136/_x/logs/link --
    report_dir /iu_home/iu7136/_x/reports/link --config /iu_home/iu7136/_x/link/int/vplConfig.ini -k /
    iu_home/iu7136/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /iu_home/iu7136/_x/link
    --no-info --iprepo /iu_home/iu7136/_x/link/int/xo/ip_repo/
    mycompany_com_kernel_rtl_kernel_wizard_0_1_0 --messageDb /iu_home/iu7136/_x/link/run_link/vpl.pb /
    iu_home/iu7136/_x/link/int/dr.bd.tcl
57 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
58
59 ***** vpl v2020.2 (64-bit)
60 **** SW Build (by xbuild) on 2020-11-18-05:13:29
61 ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
62
63 INFO: [VPL 60-839] Read in kernel information from file '/iu_home/iu7136/_x/link/int/kernel_info.dat'.
64 INFO: [VPL 74-74] Compiler Version string: 2020.2
65 INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
66 INFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7136/_x/link/vivado/vpl/.local/
    hw_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lrx64/jre9.0.4 does not exist.
68 [22:24:19] Run vpl: Step create_project: Started
69 Creating Vivado project.
70 [22:24:39] Run vpl: Step create_project: RUNNING...
71 [22:24:48] Run vpl: Step create_project: Completed
72 [22:24:48] Run vpl: Step create_bd: Started
73 [22:26:30] Run vpl: Step create_bd: RUNNING...
74 [22:28:08] Run vpl: Step create_bd: RUNNING...
75 [22:29:42] Run vpl: Step create_bd: RUNNING...
76 [22:31:31] Run vpl: Step create_bd: RUNNING...
77 [22:32:57] Run vpl: Step create_bd: RUNNING...
78 [22:33:47] Run vpl: Step create_bd: Completed
79 [22:33:47] Run vpl: Step update_bd: Started
80 [22:33:50] Run vpl: Step update_bd: Completed
81 [22:33:50] Run vpl: Step generate_target: Started
82 [22:35:29] Run vpl: Step generate_target: RUNNING...
83 [22:37:10] Run vpl: Step generate_target: RUNNING...
84 [22:38:42] Run vpl: Step generate_target: RUNNING...
85 [22:40:20] Run vpl: Step generate_target: RUNNING...
86 [22:41:54] Run vpl: Step generate_target: RUNNING...
87 [22:43:36] Run vpl: Step generate_target: RUNNING...
88 [22:44:17] Run vpl: Step generate_target: Completed
89 [22:44:17] Run vpl: Step config_hw_runs: Started
90 [22:45:33] Run vpl: Step config_hw_runs: Completed
91 [22:45:33] Run vpl: Step synth: Started
92 [22:47:42] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
93 [22:48:20] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
94 [22:48:58] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
95 [22:49:43] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
96 [22:50:29] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
97 [22:51:10] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
98 [22:51:54] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
99 [22:52:34] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
100 [22:53:16] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
101 [22:53:59] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
102 [22:54:41] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
103 [22:55:22] Block-level synthesis in progress, 5 of 66 jobs complete, 3 jobs running.
104 [22:56:01] Block-level synthesis in progress, 6 of 66 jobs complete, 2 jobs running.
105 [22:56:43] Block-level synthesis in progress, 6 of 66 jobs complete, 7 jobs running.
106 [22:57:23] Block-level synthesis in progress, 6 of 66 jobs complete, 8 jobs running.
107 [22:58:04] Block-level synthesis in progress, 8 of 66 jobs complete, 6 jobs running.
108 [22:58:47] Block-level synthesis in progress, 9 of 66 jobs complete, 7 jobs running.
109 [22:59:29] Block-level synthesis in progress, 10 of 66 jobs complete, 6 jobs running.
110 [23:00:09] Block-level synthesis in progress, 10 of 66 jobs complete, 7 jobs running.
111 [23:00:50] Block-level synthesis in progress, 10 of 66 jobs complete, 8 jobs running.
112 [23:01:30] Block-level synthesis in progress, 10 of 66 jobs complete, 8 jobs running.
113 [23:02:11] Block-level synthesis in progress, 10 of 66 jobs complete, 8 jobs running.

```

[illegible]

```

196 [23:59:24] Block-level synthesis in progress, 60 of 66 jobs complete, 5 jobs running.
197 [00:00:03] Block-level synthesis in progress, 61 of 66 jobs complete, 4 jobs running.
198 [00:00:47] Block-level synthesis in progress, 62 of 66 jobs complete, 3 jobs running.
199 [00:01:27] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
200 [00:02:11] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
201 [00:02:50] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
202 [00:03:34] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
203 [00:04:13] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
204 [00:04:59] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
205 [00:05:39] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
206 [00:06:32] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
207 [00:07:12] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
208 [00:07:56] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
209 [00:08:37] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
210 [00:09:25] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
211 [00:10:06] Block-level synthesis in progress, 63 of 66 jobs complete, 2 jobs running.
212 [00:11:02] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
213 [00:11:41] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
214 [00:12:24] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
215 [00:13:05] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
216 [00:13:54] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
217 [00:14:33] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
218 [00:15:21] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
219 [00:16:05] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
220 [00:16:51] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
221 [00:17:40] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
222 [00:18:29] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
223 [00:19:07] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
224 [00:19:53] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
225 [00:20:33] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
226 [00:21:21] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
227 [00:22:09] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
228 [00:23:08] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
229 [00:23:49] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
230 [00:24:37] Block-level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
231 [00:25:19] Block-level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
232 [00:26:02] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
233 [00:26:43] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
234 [00:27:27] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
235 [00:28:08] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
236 [00:28:51] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
237 [00:29:29] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
238 [00:30:13] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
239 [00:30:52] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
240 [00:31:37] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
241 [00:32:16] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
242 [00:33:02] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
243 [00:33:42] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
244 [00:34:25] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
245 [00:35:05] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
246 [00:35:50] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
247 [00:36:33] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
248 [00:37:18] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
249 [00:37:59] Top-level synthesis in progress.
250 [00:38:41] Top-level synthesis in progress.
251 [00:39:21] Top-level synthesis in progress.
252 [00:40:06] Top-level synthesis in progress.
253 [00:40:44] Top-level synthesis in progress.
254 [00:41:27] Top-level synthesis in progress.
255 [00:42:04] Top-level synthesis in progress.
256 [00:42:48] Top-level synthesis in progress.
257 [00:43:29] Top-level synthesis in progress.
258 [00:44:15] Top-level synthesis in progress.
259 [00:44:55] Top-level synthesis in progress.
260 [00:45:39] Top-level synthesis in progress.
261 [00:46:18] Top-level synthesis in progress.
262 [00:47:03] Top-level synthesis in progress.
263 [00:47:45] Top-level synthesis in progress.
264 [00:48:47] Run vpl: Step synth: Completed
265 [00:48:47] Run vpl: Step impl: Started
266 [01:39:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 03h 19
    m 31s
267
268 [01:39:11] Starting logic optimization..
269 [01:44:43] Phase 1 Generate And Synthesize MIG Cores
270 [02:18:03] Phase 2 Generate And Synthesize Debug Cores
271 [02:41:11] Phase 3 Retarget
272 [02:43:10] Phase 4 Constant propagation
273 [02:45:09] Phase 5 Sweep
274 [02:49:45] Phase 6 BUFG optimization
275 [02:51:44] Phase 7 Shift Register Optimization
276 [02:52:27] Phase 8 Post Processing Netlist

```

```

277 [03:08:04] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 01h 28m 53s
278
279 [03:08:04] Starting logic placement..
280 [03:13:00] Phase 1 Placer Initialization
281 [03:13:00] Phase 1.1 Placer Initialization Netlist Sorting
282 [03:27:17] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
283 [03:37:14] Phase 1.3 Build Placer Netlist Model
284 [03:50:15] Phase 1.4 Constrain Clocks/Macros
285 [03:51:42] Phase 2 Global Placement
286 [03:51:42] Phase 2.1 Floorplanning
287 [03:55:05] Phase 2.1.1 Partition Driven Placement
288 [03:55:05] Phase 2.1.1.1 PBP: Partition Driven Placement
289 [03:57:10] Phase 2.1.1.2 PBP: Clock Region Placement
290 [04:02:07] Phase 2.1.1.3 PBP: Compute Congestion
291 [04:02:07] Phase 2.1.1.4 PBP: UpdateTiming
292 [04:04:45] Phase 2.1.1.5 PBP: Add part constraints
293 [04:05:28] Phase 2.2 Update Timing before SLR Path Opt
294 [04:05:28] Phase 2.3 Global Placement Core
295 [04:36:36] Phase 2.3.1 Physical Synthesis In Placer
296 [04:49:43] Phase 3 Detail Placement
297 [04:49:43] Phase 3.1 Commit Multi Column Macros
298 [04:49:43] Phase 3.2 Commit Most Macros & LUTRAMs
299 [04:55:15] Phase 3.3 Small Shape DP
300 [04:55:15] Phase 3.3.1 Small Shape Clustering
301 [04:57:18] Phase 3.3.2 Flow Legalize Slice Clusters
302 [04:58:17] Phase 3.3.3 Slice Area Swap
303 [05:02:32] Phase 3.4 Place Remaining
304 [05:03:09] Phase 3.5 Re-assign LUT pins
305 [05:05:12] Phase 3.6 Pipeline Register Optimization
306 [05:05:12] Phase 3.7 Fast Optimization
307 [05:09:09] Phase 4 Post Placement Optimization and Clean-Up
308 [05:09:09] Phase 4.1 Post Commit Optimization
309 [05:18:29] Phase 4.1.1 Post Placement Optimization
310 [05:19:07] Phase 4.1.1.1 BUFG Insertion
311 [05:19:07] Phase 1 Physical Synthesis Initialization
312 [05:21:49] Phase 4.1.1.2 BUFG Replication
313 [05:25:17] Phase 4.1.1.3 Replication
314 [05:31:16] Phase 4.2 Post Placement Cleanup
315 [05:31:59] Phase 4.3 Placer Reporting
316 [05:31:59] Phase 4.3.1 Print Estimated Congestion
317 [05:34:01] Phase 4.4 Final Placement Cleanup
318 [06:40:35] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 32m 30s
319
320 [06:40:35] Starting logic routing..
321 [06:45:59] Phase 1 Build RT Design
322 [06:56:42] Phase 2 Router Initialization
323 [06:56:42] Phase 2.1 Fix Topology Constraints
324 [06:57:26] Phase 2.2 Pre Route Cleanup
325 [06:58:03] Phase 2.3 Global Clock Net Routing
326 [07:00:51] Phase 2.4 Update Timing
327 [07:13:21] Phase 2.5 Update Timing for Bus Skew
328 [07:13:21] Phase 2.5.1 Update Timing
329 [07:18:50] Phase 3 Initial Routing
330 [07:18:50] Phase 3.1 Global Routing
331 [07:23:38] Phase 4 Rip-up And Reroute
332 [07:23:38] Phase 4.1 Global Iteration 0
333 [07:46:32] Phase 4.2 Global Iteration 1
334 [07:52:29] Phase 4.3 Global Iteration 2
335 [07:56:35] Phase 5 Delay and Skew Optimization
336 [07:56:35] Phase 5.1 Delay CleanUp
337 [07:56:35] Phase 5.1.1 Update Timing
338 [08:03:27] Phase 5.2 Clock Skew Optimization
339 [08:04:05] Phase 6 Post Hold Fix
340 [08:04:05] Phase 6.1 Hold Fix Iter
341 [08:04:05] Phase 6.1.1 Update Timing
342 [08:09:27] Phase 7 Route finalize
343 [08:10:09] Phase 8 Verifying routed nets
344 [08:10:47] Phase 9 Depositing Routes
345 [08:14:50] Phase 10 Route finalize
346 [08:14:50] Phase 11 Post Router Timing
347 [08:22:13] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 41m 37s
348
349 [08:22:13] Starting bitstream generation..
350 [10:12:54] Creating bitmap...
351 [11:00:45] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
352 [11:01:30] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 39m 17s
353 [11:04:59] Run vpl: Step impl: Completed
354 [11:05:14] Run vpl: FINISHED. Run Status: impl Complete!
355 INFO: [v++ 60-1441] [11:05:42] Run run_link: Step vpl: Completed
356 Time (s): cpu = 00:50:00 ; elapsed = 12:46:11 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 120138 ; free virtual = 311996
357 INFO: [v++ 60-1443] [11:05:42] Run run_link: Step rtdgen: Started

```



```

358 INFO: [v++ 60-1453] Command Line: rtdgen
359 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
360 INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name '
    DATA_CLK' in the xclbin
361 INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name '
    KERNEL_CLK' in the xclbin
362 INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel
    clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300, Kernel
    (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
363 INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7136/_x/link/int/address_map.xml -sdsl /iu_home/
    iu7136/_x/link/int/sdsl.dat -xclbin /iu_home/iu7136/_x/link/int/xclbin_orig.xml -rtd /iu_home/
    iu7136/_x/link/int/vinc.rtd -o /iu_home/iu7136/_x/link/int/vinc.xml
364 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
365 INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /iu_home/
    iu7136/_x/link/int/vinc.rtd
366 INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath
    : /iu_home/iu7136/_x/link/int/systemDiagramModelSlrBaseAddress.json
367 INFO: [v++ 60-1618] Launching
368 INFO: [v++ 60-1441] [11:05:56] Run run_link: Step rtdgen: Completed
369 Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 120125 ; free virtual = 311985
370 INFO: [v++ 60-1443] [11:05:56] Run run_link: Step xclbinutil: Started
371 INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7136/_x/link
    /int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/iu_home/iu7136/_x/link/int/partial.bit --
    force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/iu_home/iu7136/_x/link/int/
    vinc.rtd --append-section :JSON:/iu_home/iu7136/_x/link/int/appendSection.rtd --add-section
    CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7136/_x/link/int/vinc_xml.rtd --add-section BUILD_METADATA:
    JSON:/iu_home/iu7136/_x/link/int/vinc_build.rtd --add-section EMBEDDED_METADATA:RAW:/iu_home/
    iu7136/_x/link/int/vinc.xml --add-section SYSTEM_METADATA:RAW:/iu_home/iu7136/_x/link/int/
    systemDiagramModelSlrBaseAddress.json --output /iu_home/iu7136/workspace/vinc.xclbin
372 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
373 XRT Build Version: 2.8.743 (2020.2)
374 Build Date: 2020-11-16 00:19:11
375 Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
376 Creating a default 'in-memory' xclbin image.
377
378 Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
379 Size : 440 bytes
380 Format : JSON
381 File : '/iu_home/iu7136/_x/link/int/debug_ip_layout.rtd'
382
383 Section: 'BITSTREAM'(0) was successfully added.
384 Size : 42216130 bytes
385 Format : RAW
386 File : '/iu_home/iu7136/_x/link/int/partial.bit'
387
388 Section: 'MEM_TOPOLOGY'(6) was successfully added.
389 Format : JSON
390 File : 'mem_topology'
391
392 Section: 'IP_LAYOUT'(8) was successfully added.
393 Format : JSON
394 File : 'ip_layout'
395
396 Section: 'CONNECTIVITY'(7) was successfully added.
397 Format : JSON
398 File : 'connectivity'
399
400 Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
401 Size : 274 bytes
402 Format : JSON
403 File : '/iu_home/iu7136/_x/link/int/vinc_xml.rtd'
404
405 Section: 'BUILD_METADATA'(14) was successfully added.
406 Size : 3070 bytes
407 Format : JSON
408 File : '/iu_home/iu7136/_x/link/int/vinc_build.rtd'
409
410 Section: 'EMBEDDED_METADATA'(2) was successfully added.
411 Size : 2759 bytes
412 Format : RAW
413 File : '/iu_home/iu7136/_x/link/int/vinc.xml'
414
415 Section: 'SYSTEM_METADATA'(22) was successfully added.
416 Size : 5774 bytes
417 Format : RAW
418 File : '/iu_home/iu7136/_x/link/int/systemDiagramModelSlrBaseAddress.json'
419
420 Section: 'IP_LAYOUT'(8) was successfully appended to.
421 Format : JSON
422 File : 'ip_layout'
423 Successfully wrote (42238519 bytes) to the output file: /iu_home/iu7136/workspace/vinc.xclbin

```

```

424 Leaving xclbinutil.
425 INFO: [v++ 60-1441] [11:05:58] Run run_link: Step xclbinutil: Completed
426 Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 120036 ; free virtual = 311938
427 INFO: [v++ 60-1443] [11:05:58] Run run_link: Step xclbinutilinfo: Started
428 INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /iu_home/iu7136/workspace/vinc.
    xclbin.info --input /iu_home/iu7136/workspace/vinc.xclbin
429 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
430 INFO: [v++ 60-1441] [11:06:01] Run run_link: Step xclbinutilinfo: Completed
431 Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 120075 ; free virtual = 311977
432 INFO: [v++ 60-1443] [11:06:01] Run run_link: Step generate_sc_driver: Started
433 INFO: [v++ 60-1453] Command Line:
434 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7136/_x/link/run_link
435 INFO: [v++ 60-1441] [11:06:01] Run run_link: Step generate_sc_driver: Completed
436 Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 120056 ; free virtual = 311958
437 INFO: [v++ 60-244] Generating system estimate report...
438 INFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7136/_x/reports/link/
    system_estimate_vinc.txt
439 INFO: [v++ 60-586] Created /iu_home/iu7136/workspace/vinc.ltx
440 INFO: [v++ 60-586] Created /iu_home/iu7136/workspace/vinc.xclbin
441 INFO: [v++ 60-1307] Run completed. Additional information can be found in:
442 Guidance: /iu_home/iu7136/_x/reports/link/v++_link_vinc_guidance.html
443 Timing Report: /iu_home/iu7136/_x/reports/link/imp/
    impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
444 Vivado Log: /iu_home/iu7136/_x/logs/link/vivado.log
445 Steps Log File: /iu_home/iu7136/_x/logs/link/link.steps.log
446
447 INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the
    following command.
448 vitis_analyzer /iu_home/iu7136/workspace/vinc.xclbin.link_summary
449 INFO: [v++ 60-791] Total elapsed time: 12h 49m 34s

```

Приложение В

Листинг 3 – Содержимое файла vinc_xclbin_info

```
1 =====
2 XRT Build Version: 2.8.743 (2020.2)
3 Build Date: 2020-11-16 00:19:11
4 Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
5 =====
6 xclbin Information
7 -----
8 Generated by:          v++ (2020.2) on 2020-11-18-05:13:29
9 Version:              2.8.743
10 Kernels:              rtl_kernel_wizard_0
11 Signature:
12 Content:              Bitstream
13 UUID (xclbin):        b16544ed-74b8-4bc5-822a-5481923f7bf1
14 Sections:             DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,
15 CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA,
16 EMBEDDED_METADATA, SYSTEM_METADATA,
17 GROUP_CONNECTIVITY, GROUP_TOPOLOGY
18 =====
19 Hardware Platform (Shell) Information
20 -----
21 Vendor:               xilinx
22 Board:                u200
23 Name:                 xdma
24 Version:              201830.2
25 Generated Version:    Vivado 2018.3 (SW Build: 2568420)
26 Created:              Tue Jun 25 06:55:20 2019
27 FPGA Device:          xcu200
28 Board Vendor:         xilinx.com
29 Board Name:           xilinx.com:au200:1.0
30 Board Part:           xilinx.com:au200:part0:1.0
31 Platform VBNV:        xilinx_u200_xdma_201830_2
32 Static UUID:          c102e7af-b2b8-4381-992b-9a00cc3863eb
33 Feature ROM TimeStamp: 1561465320
34
35 Clocks
36 -----
37 Name:                 DATA_CLK
38 Index:                0
39 Type:                 DATA
40 Frequency:            300 MHz
41
42 Name:                 KERNEL_CLK
43 Index:                1
44 Type:                 KERNEL
45 Frequency:            500 MHz
46
47 Memory Configuration
48 -----
49 Name:                 bank0
50 Index:                0
51 Type:                 MEM_DDR4
52 Base Address:         0x4000000000
53 Address Size:         0x400000000
54 Bank Used:            No
55
56 Name:                 bank1
57 Index:                1
58 Type:                 MEM_DDR4
59 Base Address:         0x5000000000
60 Address Size:         0x400000000
61 Bank Used:            No
62
63 Name:                 bank2
64 Index:                2
65 Type:                 MEM_DDR4
66 Base Address:         0x6000000000
67 Address Size:         0x400000000
68 Bank Used:            No
69
70 Name:                 bank3
71 Index:                3
72 Type:                 MEM_DDR4
73 Base Address:         0x7000000000
```

```

74 Address Size: 0x400000000
75 Bank Used: Yes
76
77 Name: PLRAM[0]
78 Index: 4
79 Type: MEM_DRAM
80 Base Address: 0x300000000
81 Address Size: 0x20000
82 Bank Used: No
83
84 Name: PLRAM[1]
85 Index: 5
86 Type: MEM_DRAM
87 Base Address: 0x300020000
88 Address Size: 0x20000
89 Bank Used: No
90
91 Name: PLRAM[2]
92 Index: 6
93 Type: MEM_DRAM
94 Base Address: 0x300040000
95 Address Size: 0x20000
96 Bank Used: No
97
98 Kernel: rtl_kernel_wizard_0
99
100 Definition
101
102 Signature: rtl_kernel_wizard_0 (uint scalar00, int* axi00_ptr0)
103
104 Ports
105
106 Port: s_axi_control
107 Mode: slave
108 Range (bytes): 0x1000
109 Data Width: 32 bits
110 Port Type: addressable
111
112 Port: m00_axi
113 Mode: master
114 Range (bytes): 0xFFFFFFFFFFFFFFFF
115 Data Width: 512 bits
116 Port Type: addressable
117
118
119 Instance: vinc0
120 Base Address: 0x1e00000
121
122 Argument: scalar00
123 Register Offset: 0x010
124 Port: s_axi_control
125 Memory: <not applicable>
126
127 Argument: axi00_ptr0
128 Register Offset: 0x018
129 Port: m00_axi
130 Memory: bank3 (MEM_DDR4)
131
132 Generated By
133
134 Command: v++
135 Version: 2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
136 Command Line: v++ --config /iu_home/iu7136/workspace/Alveo_lab1/Alveo_lab1.cfg --connectivity.nk
    rtl_kernel_wizard_0:1:vinc0 --connectivity.slr vinc0:SLR2 --connectivity.sp vinc0.m00_axi:DDR[3]
    --input_files /iu_home/iu7136/workspace/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo --link --optimize 0 --output /iu_home/iu7136
    /workspace/vinc.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target hw --vivado.
    prop_run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop_run.impl_1.STEPS.
    PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop_run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
    --vivado.prop_run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop_run
    .impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
137 Options: --config /iu_home/iu7136/workspace/Alveo_lab1/Alveo_lab1.cfg
138 --connectivity.nk rtl_kernel_wizard_0:1:vinc0
139 --connectivity.slr vinc0:SLR2
140 --connectivity.sp vinc0.m00_axi:DDR[3]
141 --input_files /iu_home/iu7136/workspace/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/
    exports/rtl_kernel_wizard_0.xo
142 --link
143 --optimize 0
144 --output /iu_home/iu7136/workspace/vinc.xclbin
145 --platform xilinx_u200_xdma_201830_2
146 --report_level 0

```

```
147 |—target hw
148 |—vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
149 |—vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
150 |—vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
151 |—vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
152 |—vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
153 |=====
154 |User Added Key Value Pairs
155 |=====
156 |<empty>
157 |=====
```