CONNECTED CONTROLLER CIRCUIT STUDY — TWELVE STEP/DIR CHANNELS / SIX-CHANNEL RUNTIME

Real subcircuits connected through named sheet ports, independent LDOC / FIELD returns.
Compute carrier, remaining field outputs/drive interfaces and analog circuits remain unfinished. Expanded power and firmware are not qualified.
Boundary connectors are retained review interfaces; connector selection and full PCB layout remain open.

fpga_core

ALM0_FPGA
ALM1_FPGA
ALM2_FPGA
ALM3_FPGA
ALM4_FPGA
ALM5_FPGA
CORE_3V3
CYCLE_START_FPGA
DIR0_FPGA
DIR10_FPGA
DIR11_FPGA
DIR1_FPGA
DIR2_FPGA
DIR3_FPGA
DIR4_FPGA
DIR5_FPGA
DIR6_FPGA
DIR7_FPGA
DIR8_FPGA
DIR9_FPGA
DOOR_STATUS_FPGA
ENC0_A_FPGA
ENC0_B_FPGA
ENC1_A_FPGA
ENC1_B_FPGA
ENC2_A_FPGA
ENC2_B_FPGA
ENC3_A_FPGA
ENC3_B_FPGA
ENC4_A_FPGA
ENC4_B_FPGA
ENC5_A_FPGA
ENC5_B_FPGA
FEED_HOLD_FPGA
FPGA_DONE
FPGA_RESET_N
FPGA_SWDIO
FPGA_SWDIO_OE_N
FPGA_SWDIO_SWCLK
HOME0_FPGA
HOME1_FPGA
HOME2_FPGA
HOME3_FPGA
HOME4_FPGA
HOME5_FPGA
HW_WATCHDOG_OK_N
IO_3V3
LOGIC_GND
LUBE_STATUS_FPGA
PROBE_FPGA
PROTECTIVE_STATUS_FPGA
SPARE_FPGA
SPINDLE_FAULT_FPGA
SPINDLE_READY_FPGA
STEP0_FPGA
STEP10_FPGA
STEP11_FPGA
STEP1_FPGA
STEP2_FPGA
STEP3_FPGA
STEP4_FPGA
STEP5_FPGA
STEP6_FPGA
STEP7_FPGA
STEP8_FPGA
STEP9_FPGA
TOOLSETTER_FPGA
TX_REMIT

File: fpga_core.kicad_sch

tx_twelve

CORE_3V
DIR0_FPGA
DIR10_FPGA
DIR11_FPGA
DIR1_FPGA
DIR2_FPGA
DIR3_FPGA
DIR4_FPGA
DIR5_FPGA
DIR6_FPGA
DIR7_FPGA
DIR8_FPGA
DIR9_FPGA
LOGIC_GND
STEP0_FPGA
STEP10_FPGA
STEP11_FPGA
STEP1_FPGA
STEP2_FPGA
STEP3_FPGA
STEP4_FPGA
STEP5_FPGA
STEP6_FPGA
STEP7_FPGA
STEP8_FPGA
STEP9_FPGA
TX_REMIT

File: tx_twelve.kicad_sch

digital_inputs

ALM0_FPGA
ALM1_FPGA
ALM2_FPGA
ALM3_FPGA
ALM4_FPGA
ALM5_FPGA
CYCLE_START_FPGA
DOOR_STATUS_FPGA
FEED_HOLD_FPGA
FIELD_GND
HOME0_FPGA
HOME1_FPGA
HOME2_FPGA
HOME3_FPGA
HOME4_FPGA
HOME5_FPGA
IO_3V3
LOGIC_GND
LUBE_STATUS_FPGA
PROBE_FPGA
PROTECTIVE_STATUS_FPGA
SPARE_FPGA
SPINDLE_FAULT_FPGA
SPINDLE_READY_FPGA
TOOLSETTER_FPGA

File: digital_inputs.kicad_sch

rx_abz

ENC0_B_LIMITED
ENC0_B_FPGA
ENC1_B_FPGA
ENC2_B_FPGA
ENC3_B_LIMITED
ENC4_B_FPGA
ENC5_B_FPGA
IO_3V3
LOGIC_GND

File: rx_abz.kicad_sch

power_sequence

CORE_3V3
CORE_3V3_EN
CORE_5V
ESP_3V3
ESP_3V3_EN
ESP_CHIP_PU
FPGA_RESET_N
IO_3V3
IO_3V3_EN
LOGIC_GND

File: power_sequence.kicad_sch

power_entry

CORE_24V_PROTECTED
F_PGOOD
FIELD_24V_PROTECTED
FIELD_5V
FIELD_GND
F_PGOOD
IO_3V3
LOGIC_GND

File: power_entry.kicad_sch

machine_permission

FPGA_DONE
FPGA_ENDPOINT_READY
FPGA_LOCAL_RESET_N
FPGA_MOTION_REQUEST
FPGA_PROGRESS_WD
HW_WATCHDOG_OK_N
IO_3V3
LOGIC_GND
PROTECTIVE_STATUS_FPGA
TX_REMIT

File: machine_permission.kicad_sch

logic_power

CORE_3V3
CORE_3V3_EN
CORE_5V
ESP_3V3
ESP_3V3_EN
IO_3V3
IO_3V3_EN
LOGIC_GND

File: logic_power.kicad_sch

core_converter

CORE_24V_PROTECTED
CORE_5V
F_PGOOD
IO_3V3
LOGIC_GND

File: core_converter.kicad_sch

encoder_power

CORE_5V
ENC0_5V_LIMITED
ENC1_5V_LIMITED
IO_3V3
LOGIC_GND

File: encoder_power.kicad_sch

field_power

FIELD_24V_PROTECTED
FIELD_5V
FIELD_GND
F_PGOOD

File: field_power.kicad_sch

esp_service

ESP_3V3
ESP_CHIP_PU
LOGIC_GND

File: esp_service.kicad_sch

sbc_power

CORE_5V
LOGIC_GND

File: sbc_power.kicad_sch

Sheet: /
File: controller_assembly.kicad_sch
Title: Controller connected circuit review
Size: A0 | Date: 2026-05-20 | Rev: r0.1
KiCad E.D.A. 10.0.x | Id: 1/14


DUAL DC POWER ENTRY — PARTIAL ENGINEERING CIRCUIT r0.2

TPS26630 + reverse-blocking FETs; separate LOGIC/FIELD grounds. No PCB or manufacturing release. Exact ratings require the companion review.


CORE / LOGIC DOMAIN

Draft19–30V entry; normal load 1.81A; input path target≈≤3A.
Display/AV/motor power excluded. Fuse and wiring selection remains open.





Q1 source faces input; Q2 source also references RAW, not GND.
MODE intentionally open: overcurrent latch-off. Voltage faults can recover.
SHDN floats high internally; dry contact low shuts down/resets the latch.
Power restoration is NOT machine rearm. Permission circuit is separate.




Fault pullups only use downstream diagnostic supply; PGOOD uses converter EN bias.
Effective RAW bypass ≈≤1uF; IN/OUT ≈≤3.1uF. Candidate MPN/bias curves unresolved.
Total downstream capacitance <≈1000uF; field loads require independent inhibit.
TVS/clamp/fuse/thermal qualification open. Power flags declare normal paths only.


FIELD DOMAIN — KEEP ISOLATED

Draft19–30V entry; normal load 4.36A; input path target≈≤6A.
Display/AV/motor power excluded. Fuse and wiring selection remains open.





Q1 source faces input; Q2 source also references RAW, not GND.
MODE intentionally open: overcurrent latch-off. Voltage faults can recover.
SHDN floats high internally; dry contact low shuts down/resets the latch.
Power restoration is NOT machine rearm. Permission circuit is separate.



Fault pullups only use downstream diagnostic supply; PGOOD uses converter EN bias.
Effective RAW bypass ≈≤1uF; IN/OUT ≈≤3.1uF. Candidate MPN/bias curves unresolved.
Total downstream capacitance <≈1000uF; field loads require independent inhibit.
TVS/clamp/fuse/thermal qualification open. Power flags declare normal paths only.

Partial circuit; physical fuse/clamp selection and qualification open


Sheet: /power_entry/
File: power_entry.kicad_sch

Title: Core and field DC power entry

Size: A1	Date: 2026-09-28	**Rev: r0.2**
KiCad E.D.A. 10.0.4		Id: 2/14

CORE 5 V / 6 A CONVERTER CANDIDATE — ENGINEERING CIRCUIT

LM70660: protected nominal24V input; no display/AL/drive power. C_PGOOD is analog enable, not GPIO.
Upstream R9 must be absent. VIN powers internal startup bias; no running host/ESP is needed to enable this converter.




































































Layout: Kelvin ISNS+/VOUT across RS1; separate quiet AGND returns join local power ground as TI specifies.
SW1 bootstrap return is internally common with SW1–3; preserve local bootstrap loop. No external long SW1 strap.
U1 RRX, RS1 long-side0612 and polarized bulk footprints unassigned: no generic substitutions.
Buk + three MLCCs require delayed SBC branch and revised compensation. Transient margin is conditional.
Compensation, negative clamps and reverse feed remain unqualified. No finished PCB or machine permission.


Sheet: /core_converter/	
File: core_converter.kicad_sch	
Title: Core 5V converter candidate	
Size: A1	Date: 2026-09-28
KiCad E.D.A. 10.0.4	**Rev: r0.1**
	Id: 3/14


THREE LOW-VOLTAGE REGULATORS — EXTERNAL SEQUENCING REQUIRED

TPS62901 replaces the TPS62160 study here: tighter regulation and adjustable ramp. Frozen ledger unchanged. CORE_5V required 4.85-5.15V.

CORE_1V2: 1.2V / 0.8A reservation












76.8k selects VSET, 1MHz forced PWM and discharge.
EN defaults off only with high-Z external controller.
PG is raw open drain: external pull-up and supervision required.

IO_3V3: 3.3V / 0.4A reservation













76.8k selects VSET, 1MHz forced PWM and discharge.
EN defaults off only with high-Z external controller.
PG is raw open drain: external pull-up and supervision required.

ESP_3V3: 3.3V / 0.7A reservation













76.8k selects VSET, 1MHz forced PWM and discharge.
EN defaults off only with high-Z external controller.
PG is raw open drain: external pull-up and supervision required.





Discharge is conditional: requires a previous enable and input supply near 2V or above.
No guaranteed power-off discharge, latch-off, reverse-current blocking or machine permission.
ESP rail is separately regulated; independent upstream fault isolation is NOT implemented.



No PG-to-EN cascade. PG thresholds do not prove strict FPGA rail windows: PG is undefined below 1.8V VIN.
6.8nF soft start models 2.231ms nominal: loaded ramp, input fault and restart sequencing remain unmeasured.
VCC/PLL must precede VCCIO: FPGA reset and package supply/filter/decoupling connections are outside this block.

Engineering source; no PCB or physical qualification

Sheet: /logic_power/
File: logic_power.kicad_sch

Title: Baseline logic power regulator block

Size: A2	Date: 2026-09-28	**Rev: r0.1**
KiCad E.D.A. 10.0.4		Id: 4/14

FIELD 24V -> 5V / 100mA — STANDALONE REVIEW CIRCUIT r0.1

All returns are FIELD_GND. This buck is NOT an isolation barrier. No LOGIC_GND connection.
18–30V local-input study; entry chain currently proposes 19–30V. Negative input / retained-output backfeed NOT qualified.

Input effective capacitance >=4.7uF is a qualification gate, not proved by nominal sum. C1–C5 close to VIN/GND.
U1 RT tied to internal VCC selects 1MHz. VCC powers no external load; C6 connects BOOT to SW, never ground.

FIELD_24V_PROTECTED
C4001
2.2uF 100V X7S
FIELD_GND

FIELD_24V_PROTECTED
C4002
2.2uF 100V X7S
FIELD_GND

FIELD_24V_PROTECTED
C4003
2.2uF 100V X7S
FIELD_GND

FIELD_24V_PROTECTED
C4004
2.2uF 100V X7S
FIELD_GND

FIELD_24V_PROTECTED
C4005
100nF 100V X7R
FIELD_GND

U4001
LMR36506RSRPER / FIXED 5V
FIELD_24V_PROTECTED → VIN (4)
F_PGOOD → EN/UVLO (3)
FIELD_VCC → RT (1)
FIELD_VCC → VCC (7)
SW (5) → FIELD_SW
BOOT (6) → FIELD_BOOT
VOUT/BIAS (8) → FIELD_5V
PGOOD (2) → FIELD_5V_PGOOD
GND (9) → FIELD_GND

L4001
22uH / 20%
FIELD_SW — FIELD_5V

FIELD_BOOT
C4006
100nF 16V X7R
FIELD_SW

FIELD_24V_PROTECTED
R4001
100k 1%
F_PGOOD

F_PGOOD
R4002
10k 1%
FIELD_GND

FIELD_5V
C4008
22uF 10V X7R
FIELD_GND

FIELD_5V
C4009
22uF 10V X7R
FIELD_GND

STARTUP: R1/R2 bias F_PGOOD from protected input.
Entry TPS26630 PGOOD sinks this node until ready.
REMOVE entry R29: no parallel 5V pull-up or DNP path.
J1.3 is an analog power-enable node, not GPIO.

FIELD_5V
R4003
10k 1%
FIELD_5V_PGOOD

FIELD_VCC
C4007
1uF 16V X7R
FIELD_GND

FIELD_5V
R4004
100k 1%
FIELD_GND

FIELD_5V
C4010
100nF 16V X7R
FIELD_GND

PGOOD below valid VIN is UNKNOWN.
FIELD_5V_PGOOD is diagnostic only.
R4 is a weak bleed; no rapid discharge guarantee.

J4001
ENTRY BOUNDARY / NOT CONNECTOR MPN
1 FIELD_24V_PROTECTED
2 FIELD_GND
3 F_PGOOD
4 FIELD_GND

J4002
LOAD BOUNDARY / NOT CONNECTOR MPN
1 FIELD_5V
2 FIELD_GND
3 FIELD_5V_PGOOD
4 FIELD_GND

Release blockers: input/output capacitor derating; fixed-5V PFM accuracy; custom U1/L1 footprints; entry integration; load/inrush; EMC; layout/thermal/bench tests.
Field output loads MUST remain held off through entry ramp and rail startup; driver/inhibit circuit still required. This supply grants no machine permission.
Boundary connectors are schematic interfaces only. No PCB, DRC, Gerbers, assembly placement, isolation rating or physical qualification is claimed.


Sheet: /field_power/	
File: field_power.kicad_sch	
Title:	
Size: A2	Date:
KiCad E.D.A. 10.0.4	**Rev:** Id: 5/14

TWO CURRENT-LIMITED 5V ENCODER SUPPLIES — ENGINEERING BLOCK r0.1

TPS2553DBVR-1: DBV/SOT-23-6, not DRV. Exact receiver net names retained. No main supply/input protection, controller or board layout.

ENCODER 0: INDEPENDENT LATCH-OFF CURRENT LIMIT

CORE_5V required 4.75-5.25V; this switch does not regulate voltage.
200mA encoder load target; output at load depends on upstream and cable drop.



Place C1 at U1 IN/GND and R1 close to ILIM.
10k EN pulldown = off for a high-Z controller; no hardware restart latch drawn.
FAULT is open-drain, pulled only to IO_3V3; not an output-voltage/power-good measurement.




110k RILIM including 1%+150K/100ppm allowance: 207.445-283.605mA.
Two simultaneous pre-latch limits: 0.567210A plus switch supply current.
Ledger 0.4A is normal encoder load, not the fault budget. No full power budget approval.

Not a universal reverse-current barrier: reverse current can flow before protection responds.
No guarantee for 24V/reversed wiring, surge or system ESD. Board/cable faults need qualification.
100k output bleed is passive; no active discharge or guaranteed de-energization time.

ENCODER 1: INDEPENDENT LATCH-OFF CURRENT LIMIT

CORE_5V required 4.75-5.25V; this switch does not regulate voltage.
200mA encoder load target; output at load depends on upstream and cable drop.



Place C5 at U2 IN/GND and R5 close to ILIM.
10k EN pulldown = off for a high-Z controller; no hardware restart latch drawn.
FAULT is open-drain, pulled only to IO_3V3; not an output-voltage/power-good measurement.



Overcurrent/reverse events latch off after deglitch; EN toggle or power cycle clears latch.
THERMAL SHUTDOWN CAN AUTO-RETRY, including the -1 part. External fault-inhibit policy is missing.
A high EN retained across power return can energize the port. No automatic-restart prevention is claimed.

EN and FAULT interfaces target 0-3.6V, shared ground; partial-power/backfeed tests remain open.
Do not infer healthy power from an unasserted FAULT, especially with the switch/host unpowered.
Capacitor MPN/effective capacitance and startup/load tests are pending. Unreleased engineering source.



Engineering block; fault interface/physical qualification incomplete

Sheet: /encoder_power/
File: encoder_power.kicad_sch


Title: Two protected encoder supply branches

Size: A2	Date: 2026-09-28	**Rev: r0.1**
KiCad E.D.A. 10.0.4		Id: 6/14

TWELVE-MOTOR STEP/DIR TRANSMITTER CANDIDATE

24 differential signals / 6 AM26C31IPWR banks. New electrical scope; current firmware remains six-channel.


BANK TX0 / U1: JOINTS 0 AND 1



Place C1 close to U1 pins 16/8.
JTX0 matches allocation positions 1-8: reference is separate.




BANK TX1 / U2: JOINTS 2 AND 3



Place C3 close to U2 pins 16/8.
JTX1 matches allocation positions 1-8: reference is separate.




BANK TX2 / U3: JOINTS 4 AND 5




Place C5 close to U3 pins 16/8.
JTX2 matches allocation positions 1-8: reference is separate.




Engineering circuit only.
All twelve channels populated.
8-channel population needs
separate BOM and export.
No price or speed approval.






BANK TX3 / U4: JOINTS 6 AND 7




Place C7 close to U4 pins 16/8.
JTX3 matches allocation positions 1-8: reference is separate.




BANK TX4 / U5: JOINTS 8 AND 9




Place C9 close to U5 pins 16/8.
JTX4 matches allocation positions 1-8: reference is separate.



BANK TX5 / U6: JOINTS 10 AND 11



Place C11 close to U6 pins 16/8.
JTX5 matches allocation positions 1-8: reference is separate.



JLOGIC1 is an internal boundary.
3.3V logic; no 5V GPIO pullups.
TX_PERMIT low makes outputs
Six enable pulldowns in parallel.
TX_PERMIT requires >=2K high.
No line protection or PCB yet.
No automatic receiver fail state.
Drive enables/alarms separate.

TX_PERMIT low makes differential outputs HIGH-Z. A remote drive may interpret floating lines incorrectly; receiver bias and independent drive inhibit need qualification.
1.2A reservation on CORE_5V is a conservative design allowance, not a measured load. Existing six-channel converter budget cannot be reused without recalculation.
Twelve motor channels are not twelve Cartesian axes. No gateware expansion, cable qualification, thermal proof or manufacturing release follows from this drawing.

Source: TI AM26C31 SLLS103P, pin Table4-1, operating Section5.3, electrical Section5.5, function Table7-1.
Input33R damping,10k defaults, capacitor MPNs, connector selections and final protection remain open.

Partial schematic only; not released for manufacture

Sheet: /tx_twelve/
File: tx_twelve.kicad_sch

Title: Twelve-channel differential transmitter candidate


Size: A1 Date: 2026-09-28	**Rev: r0.2**
KiCad E.D.A. 10.0.4	Id: 7/14


BASELINE TWO-ABZ DIFFERENTIAL RECEIVER — SCHEMATIC BLOCK r0.1


Six receiver channels, exact ledger allocation; no encoder supply limiter, line protection, FPGA pin assignment or board release.

U1 = LEDGER RX0

AM26LV32EIPWR / PW16 / 3.0-3.6V supply
G=/G=3.3V: always enabled; receiver state does not grant motion.











U2 = LEDGER RX1

AM26LV32EIPWR / PW16 / 3.0-3.6V supply
G=/G=3.3V: always enabled; receiver state does not grant motion.





Unused U2 channels 3/4:
A tied IO_3V3; B tied LOGIC_GND.
Outputs 11/13 deliberately NC.
No floating or shorted unused inputs.

TERMINATION: fitted 120R per pair; DNP = open. Never substitute a short.
Location is receiver end only; encoder/cable profile must qualify the load.














Termination reference: CRCW1210120RFKEA (1210,0.5W at70C).
Declared applied differential bound:5.5V; worst allowance -0.259W/channel.
Initial localambient<=70C; PCB/film temperature and load still require measurement.
Receiver +/-7V common mode does not rate termination for14V differential.
ESD component ratings do not qualify the complete controller.

JENC pin1/2=A+/-: 3/4=B+/-: 5/6=Z+/-: 7=protected5V: 8=logic ground.
Supply limiters are absent: JPWR1 passes separately supplied, already protected rails.
JLOGIC1/JPWR1 are circuit boundaries only; connector MPNs remain unselected.





TI SLLS849E: Fig5-1 / Table8-1 / Section10. Place C1/C3 close to U1/U2 pins16/8.
Open-circuit fail-safe does NOT guarantee a valid state for a shorted or terminated disconnected cable.
No galvanic isolation, independent cable-loss detection or measured encoder timing here.

Partial schematic; no physical qualification or manufacturing release


Sheet: /rx_abz/
File: rx_abz.kicad_sch

Title: Baseline two-ABZ differential receiver


Size: A2	Date: 2026-09-28	Rev: r0.1
KiCad E.D.A. 10.0.4		Id: 8/14


HARDWARE-SUPERVISED SBC POWER — 3 A BRANCH CANDIDATE


CORE_5V charges first. Supervisor release and controlled switch slew start SBC_5V without host software.
U1 pad11 is VIN, never GND. U2 has six terminals and no exposed thermal pad. All footprints remain unassigned.








































JMR1 accepts an optional normally-open dry contact to ground. No external power or active-high driver.
JSTATUS1 is a 5 V-domain diagnostic boundary, not direct 3.3 V GPIO. Switch PG means enhanced FET, not valid output voltage.

No branch current limiting, reverse blocking or arbitrary-brownout hold-up is supplied by this block.
CTSW1 requires >=470 nF effective; CTSUP1 >=1.2 uF effective. Values and timing require qualified parts/tests.
SBC total charge capacitance <=1 mF; host current <=3 A. No alternative USB/SBC power source until backfeed is reviewed.
No machine permission follows from power return. Circuit ERC is not PCB or physical qualification.


Sheet: /sbc_power/
File: sbc_power.kicad_sch

Title: Sequenced SBC supply

Size: A2	Date: 2026-09-28	**Rev: r0.1**
KiCad E.D.A. 10.0.4		Id: 9/14


AUTONOMOUS POWER WINDOW / RESET CANDIDATE — NOT MACHINE PERMISSION

1. CORE_5V window / autonomous release




PG1=REF; UV: PG2=GND; OV: Unused V3/V4=VCC, PG3/4=REF.
RT=VCC: 160–240ms release. RDIS=VCC: margin override disabled.

2. CORE_1V2 window / autonomous release




PG1=REF; UV: PG2=GND; OV: Unused V3/V4=VCC, PG3/4=REF.
RT=VCC: 160–240ms release. RDIS=VCC: margin override disabled.

3. IO_3V3 window / autonomous release




PG1=REF; UV: PG2=GND; OV: Unused V3/V4=VCC, PG3/4=REF.
RT=VCC: 160–240ms release. RDIS=VCC: margin override disabled.

4. ESP_3V3 window / autonomous release









CORES --> core + ESP enables; valid core --> IO enable, IO qualifier --> FPGA reset.
ESP qualifier --> ESP reset only: ESP fault does not reset FPGA through this circuit.
Every EN also has the existing regulator/SIN pulldown. No active-high external driver allowed.
5V/internal pullups never directly drive destination reset pins. Schmitt buffers use destination rails.

Core threshold static margins are sub-mV at some corners. Aging, stress, ripple and transient response remain release blockers. Comparator+0us maximum applies only at150% overdrive.
No guaranteed brownout slew, powered-off regulator discharge, shutdown order or restart latch.
FPGA package/PLL filters, configuration, CDONE/user-mode guard and machine inhibit remain external.
Four precision supervisors are a COST-RISK CANDIDATE, not a production BOM choice.

Engineering candidate; no PCB or physical validation

Sheet: /power_sequence/
File: power_sequence.kicad_sch


Title: Autonomous rail qualification and reset

Size: A1	Date: 2026-09-28	**Rev: r0.1**
KiCad E.D.A. 10.0.4		Id: 10/14


BASELINE 22 ISOLATED SINKING DIGITAL INPUTS — 6 HOME + 16 AUXILIARY — REVIEW r0.1

0–30V input study: low<=5V / high>=15V targets. PNP source or dry contact to field positive. Common FIELD_GND: no per-channel isolation.
11 ISO1212 devices require IO_3V3 only. Do not join FIELD_GND to LOGIC_GND. SUB pins get separate floating copper islands; never ground or join them.


DI0: DI00 / DI01 — FIELD inputs -> LOGIC




DI1: DI02 / DI03 — FIELD inputs -> LOGIC




DI2: DI04 / DI05 — FIELD inputs -> LOGIC




DI3: DI06 / DI07 — FIELD inputs -> LOGIC




DI4: DI08 / DI09 — FIELD inputs -> LOGIC




DI5: DI10 / DI11 — FIELD inputs -> LOGIC




DI6: DI12 / DI13 — FIELD inputs -> LOGIC



DI7: DI14 / DI15 — FIELD inputs -> LOGIC




DI8: DI16 / DI17 — FIELD inputs -> LOGIC





All JD names/positions match frozen ledger.
J00/1 have no local common terminal; use J02.7/8.
No sensor positive supply is provided by this node.
Boundary symbols are not approved connector PNs.
No FE capacitor fitted; whole-system coupling/EMC is open.

DI9: DI18 / DI19 — FIELD inputs -> LOGIC



DI10: DI20 / DI21 — FIELD inputs -> LOGIC





EN is tied to IO_3V3. Powered open input reads LOW. Unpowered/brownout output is UNDETERMINED: pull-down is bias, not a fail-safe guarantee.
Mask all inputs until qualified rail/FPGA readiness. PROBE/TOOLSETTER filters need latency qualification. No safety input certification, physical EMC result or PCB release.

Sheet: /digital_inputs/
File: digital_inputs.kicad_sch

Title:

Size: A0	Date:
KiCad E.D.A. 10.0.4	Rev:
	Id: 11/14

T20F256 FPGA CORE / MINIMUM 8 MOTOR CHANNELS, 12-CHANNEL PIN CAPACITY CANDIDATE

Exact 256 balls: Efinix T20-PINOUT worksheet T20F256. Pin allocation is a board candidate, NOT vendor fit or routed timing.
All VCCIO=3.3V. All VCC/VCCA=1.2V. No 5V-tolerant FPGA connection. No native LVDS: REF_RES intentionally NC.

One 100nF per supply ball: bulk per physical supply group. Decoupling is a layout-study allowance, not a PDN proof.
Active SPI x1 strap(C11): CS/TEST high. Flash bus reserved from user RTL. CCK dampling33R is provisional.
CDONE is open-drain with10k pullup; status does not grant motion permission. Configuration clock is internal, not T1.

U1101
T20F256A / CANDIDATE PIN ALLOCATION

gFPGA_CDONE	A1	CDONE	
gFPGA_LOCAL_RESET_N	A2	CRESET_N	
FPGA_FLASH_CS_N	A3	GPIOL_00_SS_N	
FPGA_FLASH_CCK_SOURCE	A4	GPIOL_01_CCK	
gSPARE_FPGA	A5	GPIOL_02	
FPGA_FT_TX	A6	GPIOL_04_CSI	
	A7	GPIOL_05_CSO	
FPGA_FLASH_MISO	A8	GPIOL_06_D00	
FPGA_FLASH_MOSI	A9	GPIOL_09_D01	
FPGA_FAL_TCK	A10	TCK	
FPGA_FAL_TDI	A11	TDI	
FPGA_FAL_TDO	A12	TDO	
FPGA_FAL_TMS	A13	TMS	
gSPARE_FPGA	A14	GPIOL_11	
	A15	GPIOL_12_D02	
	A16	GPIOL_13_D03	
gSPARE_FPGA	A17	GPIOL_14	
gSPARE_FPGA	A18	GPIOL_15	
gSPARE_FPGA	A19	GPIOL_16	
gSPARE_FPGA	A20	GPIOL_18	
gSPARE_FPGA	A21	GPIOL_19	
	A22	GPIOL_20_CFM_D_CDN	
	A23	GPIOL_21_CFM_D_CDS	
gSPARE_FPGA	A24	GPIOL_22_CFM_D	
FPGA_CK_SDM	A25	GPIOL_23_CFM_D	
gSPARE_FPGA	A26	GPIOL_24_CLK0	
gSPARE_FPGA	A27	GPIOL_25_CLK1	
gSPARE_FPGA	A28	GPIOL_26_CLK2	
gSPARE_FPGA	A29	GPIOL_27_CLK3	
gSPARE_FPGA	A30	GPIOL_28_CLK4	
gSPARE_FPGA	A31	GPIOL_29_CLK5	
gSPARE_FPGA	A32	GPIOL_30_CLK6_CDN	
	A33	GPIOL_31_CLK7_CDN	
	A34	GPIOL_32_CFM_A_D07	
gSPARE_FPGA	A35	GPIOL_33_CFM_D6	
gSPARE_FPGA	A36	GPIOL_34_CFM_D5	
gSPARE_FPGA	A37	GPIOL_35_CFM_D4	
gSPARE_FPGA	A38	GPIOL_36	
gSPARE_FPGA	A39	GPIOL_37	
gSPARE_FPGA	A40	GPIOL_39	
	A41	GPIOL_40_CDN	
	A42	GPIOL_41_CDN	
gSPARE_FPGA	A43	GPIOL_42	
	A44	GPIOL_43	
	A45	GPIOL_44	
MOSI_SPI_CCLK	A46	GPIOL_45	
MOSI_SPI_CS_N	A47	GPIOL_46	
MOSI_SPI_MOSI	A48	GPIOL_47	
MOSI_SPI_MISO	A49	GPIOL_48	
FPGA_USER_RESET_N	A50	GPIOL_49	
gFPGA_WATCHDOG_OK_N	A51	GPIOL_50	
gFPGA_SHIFTOUT_READY	A52	GPIOL_51	
gFPGA_MOTION_REQUEST	A53	GPIOL_52	
	A54	GPIOL_53_CDN10	
gFPGA_FPGASPI31_WD	A55	GPIOL_54_CDN11	
gI_FUSE2	A56	GPIOL_55	
FPGA_J_SW_FAULT	A57	GPIOL_56	
FPGA_WATCHDOG_FAULT	A58	GPIOL_57	
FPGA_MMC_FAULT	A59	GPIOL_58	
FPGA_THERMAL_FAULT	A60	GPIOL_59	
gENC0_A_FPGA	A61	GPIOL_60	
gENC0_B_FPGA	A62	GPIOL_61	
gENC0_Z_FPGA	A63	GPIOL_62	
gENC1_A_FPGA	A64	GPIOL_63	
gENC1_B_FPGA	A65	GPIOL_64	
	A66	GPIOL_66_CDN12	
	A67	GPIOL_67_CDN13	
gENC1_Z_FPGA	A68	GPIOL_68	
FPGA_CTL_CBD12	A69	GPIOL_69_CBD11	
FPGA_CTL_CBD13	A70	GPIOL_70_CBD12	
FPGA_CTL_ACKFAIL	A71	GPIOL_71_ACKFAIL	
	A72	GPIOL_72_CFM_D_CDN4	
	A73	GPIOL_73_CFM_D_CDN5	
gENC2_A_FPGA	A74	GPIOL_74_PCLK0	
gENC2_B_FPGA	A75	GPIOL_75_PCLK1	
gENC2_Z_FPGA	A76	GPIOR_76_PCLK0	
gENC3_A_FPGA	A77	GPIOR_77_PCLK1	
	A78	GPIOR_78_CFM_D_CDN1	
	A79	GPIOR_79_CFM_D_CDN2	
gENC3_B_FPGA	A80	GPIOR_80	
gENC3_Z_FPGA	A81	GPIOR_81_MBIST_CLK	
gSPARE_FPGA	A82	GPIOR_82	
gSPARE_FPGA	A83	GPIOR_83	
gSPARE_FPGA	A84	GPIOR_84	
gSPARE_FPGA	A85	GPIOR_85	
gSPARE_FPGA	A86	GPIOR_86	
	A87	GPIOR_87_CDN29	
	A88	GPIOR_88_CDN28	
gSPARE_FPGA	A89	GPIOR_89	
SPARE_FPGA	A90	GPIOR_232	
SPARE_FPGA	A91	GPIOR_233	
	A92	GPIOR_234_CDN25	
	A93	GPIOR_235_CDN24	
SPARE_FPGA	A94	GPIOR_236	
SPARE_FPGA	A95	GPIOR_90	
SPARE_FPGA	A96	GPIOR_91	
SPARE_FPGA	A97	GPIOR_92	
gLED_FPGA	A98	GPIOR_93	
	A99	GPIOR_94_CDN27	
	A100	GPIOR_95_CDN26	
gLED_FPGA	A101	GPIOR_97	
gLED_FPGA	A102	GPIOR_98	
gLED_FPGA	A103	GPIOR_99	
gLED_FPGA	A104	GPIOR_100	
gLED_FPGA	A105	GPIOR_101	
SLEEP_FPGA	A106	GPIOR_102	
	A107	GPIOR_103_CDN23	
	A108	GPIOR_104_CDN22	
SLEEP_FPGA	A109	GPIOR_105_CFM_D15	
SLEEP_FPGA	A110	GPIOR_106_CFM_D14	
SLEEP_FPGA	A111	GPIOR_107_CFM_D13	
SLEEP_FPGA	A112	GPIOR_108_CFM_D12	
gSPARE_FPGA	A113	GPIOR_109_CFM_D11	
	A114	GPIOR_110_CLK10	
	A115	GPIOR_111_CLK11	
	A116	GPIOR_112_CLK12_CDN21	
	A117	GPIOR_113_CLK13_CDN20	
gSOLDETECH_FPGA	A118	GPIOR_114_CDN19	
gSOCKET_CHECK_FPGA	A119	GPIOR_115_CLK14	
gPHOTOTYPIC_STATUS_FPGA	A120	GPIOR_116_CLK15	
gSPARE2_FAULT_FPGA	A121	GPIOR_117_CLK16	
gSPARE2_READY_FPGA	A122	GPIOR_118_CFM_D11	
gFEED_HOLD_FPGA	A123	GPIOR_119_CFM_D10	
gCYCLE_START_FPGA	A124	GPIOR_120_CFM_D9	
gLOBE_STATUS_FPGA	A125	GPIOR_121_CFM_D8	
	A126	GPIOR_122_CFM_D7	
	A127	GPIOR_123_CDN18	
	A128	GPIOR_124_CDN17	

GPIOR_126_CDN16	B1	SPARE_FPGA	
GPIOR_128	B2	SPARE_ENABLE0_FPGA_RESERVED	
GPIOR_129	B3	SPARE_ENABLE1_FPGA_RESERVED	
GPIOR_130	B4	SPARE_ENABLE2_FPGA_RESERVED	
GPIOR_131	B5	SPARE_ENABLE3_FPGA_RESERVED	
GPIOR_132	B6	SPARE_ENABLE4_FPGA_RESERVED	
GPIOR_133	B7	SPARE_ENABLE5_FPGA_RESERVED	
GPIOR_134	B8	SPARE_ENABLE6_FPGA_RESERVED	
GPIOR_135	B9	SPARE_ENABLE7_FPGA_RESERVED	
GPIOR_136	B10	SPARE_ENABLE8_FPGA_RESERVED	
GPIOR_137_PLL4	B11		
GPIOR_138_PLL4	B12	FPGA_CFG_TEST_N	
GPIOR_139	B13	SPARE_ENABLE9_FPGA_RESERVED	
GPIOR_140	B14	SPARE_ENABLE10_FPGA_RESERVED	
GPIOR_141	B15	SPARE_ENABLE11_FPGA_RESERVED	
GPIOR_142	B16		
GPIOR_143	B17		
GPIOR_144	B18		
GPIOR_145	B19		
GPIOR_146	B20		
GPIOR_147	B21		
GPIOR_148	B22		
GPIOR_149	B23		
GPIOR_150	B24		
GPIOR_151	B25		
GPIOR_152	B26		
GPIOR_153	B27		
GPIOR_154	B28		
GPIOR_155	B29		
GPIOR_156	B30		
GPIOR_157_PLL4	B31		
GPIOR_158_PLL4	B32		
VCCIO4_1	B33	CORE_1V2	
VCCIO4_2	B34	CORE_1V2	
VCCIO4_3	B35	CORE_1V2	
VCCIO4_4	B36	CORE_1V2	
VCCIO4_5	B37	CORE_1V2	
VCCIO4_6	B38	CORE_1V2	
VCCIO4_7	B39	CORE_1V2	
VCCIO4_8	B40	CORE_1V2	
VCCIO4	B41	VCCIO4_3V3	
VCCIO3B_1	B42	VCCIO3B_3V3	
VCCIO3B_2	B43	VCCIO3B_3V3	
VCCIO3B_3	B44	VCCIO3B_3V3	
VCCIO3B_4	B45	VCCIO3B_3V3	
VCCIO3B_5	B46	VCCIO3B_3V3	
VCCIO3B_6	B47	VCCIO3B_3V3	
VCCIO3B_7	B48	VCCIO3B_3V3	
VCCIO3B_8	B49	VCCIO3B_3V3	
VCCIO3A	B50	VCCIO3A_3V3	
VCCIO3A_1	B51	VCCIO3A_3V3	
VCCIO3A_2	B52	VCCIO3A_3V3	
VCCIO3A_3	B53	VCCIO3A_3V3	
VCCIO3A_4	B54	VCCIO3A_3V3	
VCCIO3A	B55	VCCIO3A_3V3	
VCCIO3A_5	B56	VCCIO3A_3V3	
VCCIO3A_6	B57	VCCIO3A_3V3	
VCCIO3A_7	B58	VCCIO3A_3V3	
VCCIO3A_8	B59	VCCIO3A_3V3	
VCCIO3A	B60	VCCIO3A_3V3	
GND	B61	GNDC_GND	
GND	B62	GNDC_GND	
GND	B63	GNDC_GND	
GND	B64	GNDC_GND	
GND	B65	GNDC_GND	
GND	B66	GNDC_GND	
GND	B67	GNDC_GND	
GND	B68	GNDC_GND	
GND	B69	GNDC_GND	
GND	B70	GNDC_GND	
GND	B71	GNDC_GND	
GND	B72	GNDC_GND	
GND	B73	GNDC_GND	
GND	B74	GNDC_GND	
GND	B75	GNDC_GND	
GND	B76	GNDC_GND	
GND	B77	GNDC_GND	
GND	B78	GNDC_GND	
GND	B79	GNDC_GND	
GND	B80	GNDC_GND	
GND	B81	GNDC_GND	
GND	B82	GNDC_GND	
GND	B83	GNDC_GND	
GND	B84	GNDC_GND	
GND	B85	GNDC_GND	
GND	B86	GNDC_GND	
GND	B87	GNDC_GND	
GND	B88	GNDC_GND	
GND	B89	GNDC_GND	
GND	B90	GNDC_GND	
GND	B91	GNDC_GND	
GND	B92	GNDC_GND	
GND	B93	GNDC_GND	
GND	B94	GNDC_GND	
GND	B95	GNDC_GND	
GND	B96	GNDC_GND	
GND	B97	GNDC_GND	
GND	B98	GNDC_GND	
GND	B99	GNDC_GND	
GND	B100	GNDC_GND	
GND	B101	GNDC_GND	
GND	B102	GNDC_GND	
GND	B103	GNDC_GND	
GND	B104	GNDC_GND	
GND	B105	GNDC_GND	
GND	B106	GNDC_GND	
GND	B107	GNDC_GND	
GND	B108	GNDC_GND	
GND	B109	GNDC_GND	
GND	B110	GNDC_GND	
GND	B111	GNDC_GND	
GND	B112	GNDC_GND	
GND	B113	GNDC_GND	
GND	B114	GNDC_GND	
GND	B115	GNDC_GND	
GND	B116	GNDC_GND	
GND	B117	GNDC_GND	
GND	B118	GNDC_GND	
GND	B119	GNDC_GND	
GND	B120	GNDC_GND	
GND	B121	GNDC_GND	
GND	B122	GNDC_GND	
GND	B123	GNDC_GND	
GND	B124	GNDC_GND	
GND	B125	GNDC_GND	
GND	B126	GNDC_GND	
GND	B127	GNDC_GND	
GND	B128	GNDC_GND	

RESET: U3 combines qualified upstream reset with service RUN for configuration reset only. U4/U5 make a separate CDONE-qualified user-logic reset; R22/C39 provide a candidate post-CDONE delay and service RUN can hold it low through a JTAG handoff. No programmer output fights the sequencer.
User-logic reset release threshold, RC tolerance, discharge time, !USER handoff and startup/release synchronizers remain bench/HDL qualification gates.
J2 is a logical service boundary: actual keyed connector, adapter, cable loading and ESD are unresolved.
JTAG programming requires a deliberate reset cycle, valid rails and machine outputs inhibited. No hot-plug or phantom powering.

NC crosses are genuine unused GPIO/config outputs and REF_RES only; every supply/GND ball is connected.
Boundary symbols are not released connectors. No footprint approval, PCB, DRC, bifobream, qualification or fabrication files.

U3 TPS3808G01DBVR 4.38V
U4 W25Q32JVSSIQ 3.3V, 4 ns SPI
U5 W25Q32JVSSIQ 3.3V, 4 ns SPI
U6 74LVC1G3157DBVR
U7 74LVC1G08DBVR
U8 74LVC1G14DBVR
U9 74LVC1G32DBVR
U10 74LVC1G86DBVR
U11 74LVC1G157DBVR
U12 74LVC1G08DBVR
U13 74LVC1G14DBVR
U14 74LVC1G32DBVR
U15 74LVC1G86DBVR
U16 74LVC1G157DBVR
U17 74LVC1G08DBVR
U18 74LVC1G14DBVR
U19 74LVC1G32DBVR
U20 74LVC1G86DBVR
U21 74LVC1G157DBVR
U22 74LVC1G08DBVR
U23 74LVC1G14DBVR
U24 74LVC1G32DBVR
U25 74LVC1G86DBVR
U26 74LVC1G157DBVR
U27 74LVC1G08DBVR
U28 74LVC1G14DBVR
U29 74LVC1G32DBVR
U30 74LVC1G86DBVR
U31 74LVC1G157DBVR
U32 74LVC1G08DBVR
U33 74LVC1G14DBVR
U34 74LVC1G32DBVR
U35 74LVC1G86DBVR
U36 74LVC1G157DBVR
U37 74LVC1G08DBVR
U38 74LVC1G14DBVR
U39 74LVC1G32DBVR
U40 74LVC1G86DBVR
U41 74LVC1G157DBVR
U42 74LVC1G08DBVR
U43 74LVC1G14DBVR
U44 74LVC1G32DBVR
U45 74LVC1G86DBVR
U46 74LVC1G157DBVR
U47 74LVC1G08DBVR
U48 74LVC1G14DBVR
U49 74LVC1G32DBVR
U50 74LVC1G86DBVR
U51 74LVC1G157DBVR
U52 74LVC1G08DBVR
U53 74LVC1G14DBVR
U54 74LVC1G32DBVR
U55 74LVC1G86DBVR
U56 74LVC1G157DBVR
U57 74LVC1G08DBVR
U58 74LVC1G14DBVR
U59 74LVC1G32DBVR
U60 74LVC1G86DBVR
U61 74LVC1G157DBVR
U62 74LVC1G08DBVR
U63 74LVC1G14DBVR
U64 74LVC1G32DBVR
U65 74LVC1G86DBVR
U66 74LVC1G157DBVR
U67 74LVC1G08DBVR
U68 74LVC1G14DBVR
U69 74LVC1G32DBVR
U70 74LVC1G86DBVR
U71 74LVC1G157DBVR
U72 74LVC1G08DBVR
U73 74LVC1G14DBVR
U74 74LVC1G32DBVR
U75 74LVC1G86DBVR
U76 74LVC1G157DBVR
U77 74LVC1G08DBVR
U78 74LVC1G14DBVR
U79 74LVC1G32DBVR
U80 74LVC1G86DBVR
U81 74LVC1G157DBVR
U82 74LVC1G08DBVR
U83 74LVC1G14DBVR
U84 74LVC1G32DBVR
U85 74LVC1G86DBVR
U86 74LVC1G157DBVR
U87 74LVC1G08DBVR
U88 74LVC1G14DBVR
U89 74LVC1G32DBVR
U90 74LVC1G86DBVR
U91 74LVC1G157DBVR
U92 74LVC1G08DBVR
U93 74LVC1G14DBVR
U94 74LVC1G32DBVR
U95 74LVC1G86DBVR
U96 74LVC1G157DBVR
U97 74LVC1G08DBVR
U98 74LVC1G14DBVR
U99 74LVC1G32DBVR
U100 74LVC1G86DBVR
U101 74LVC1G157DBVR
U102 74LVC1G08DBVR
U103 74LVC1G14DBVR
U104 74LVC1G32DBVR
U105 74LVC1G86DBVR
U106 74LVC1G157DBVR
U107 74LVC1G08DBVR
U108 74LVC1G14DBVR
U109 74LVC1G32DBVR
U110 74LVC1G86DBVR
U111 74LVC1G157DBVR
U112 74LVC1G08DBVR
U113 74LVC1G14DBVR
U114 74LVC1G32DBVR
U115 74LVC1G86DBVR
U116 74LVC1G157DBVR
U117 74LVC1G08DBVR
U118 74LVC1G14DBVR
U119 74LVC1G32DBVR
U120 74LVC1G86DBVR
U121 74LVC1G157DBVR
U122 74LVC1G08DBVR
U123 74LVC1G14DBVR
U124 74LVC1G32DBVR
U125 74LVC1G86DBVR
U126 74LVC1G157DBVR
U127 74LVC1G08DBVR
U128 74LVC1G14DBVR
U129 74LVC1G32DBVR
U130 74LVC1G86DBVR
U131 74LVC1G157DBVR
U132 74LVC1G08DBVR
U133 74LVC1G14DBVR
U134 74LVC1G32DBVR
U135 74LVC1G86DBVR
U136 74LVC1G157DBVR
U137 74LVC1G08DBVR
U138 74LVC1G14DBVR
U139 74LVC1G32DBVR
U140 74LVC1G86DBVR
U141 74LVC1G157DBVR
U142 74LVC1G08DBVR
U143 74LVC1G14DBVR
U144 74LVC1G32DBVR
U145 74LVC1G86DBVR
U146 74LVC1G157DBVR
U147 74LVC1G08DBVR
U148 74LVC1G14DBVR
U149 74LVC1G32DBVR
U150 74LVC1G86DBVR
U151 74LVC1G157DBVR
U152 74LVC1G08DBVR
U153 74LVC1G14DBVR
U154 74LVC1G32DBVR
U155 74LVC1G86DBVR
U156 74LVC1G157DBVR
U157 74LVC1G08DBVR
U158 74LVC1G14DBVR
U159 74LVC1G32DBVR
U160 74LVC1G86DBVR
U161 74LVC1G157DBVR
U162 74LVC1G08DBVR
U163 74LVC1G14DBVR
U164 74LVC1G32DBVR
U165 74LVC1G86DBVR
U166 74LVC1G157DBVR
U167 74LVC1G08DBVR
U168 74LVC1G14DBVR
U169 74LVC1G32DBVR
U170 74LVC1G86DBVR
U171 74LVC1G157DBVR
U172 74LVC1G08DBVR
U173 74LVC1G14DBVR
U174 74LVC1G32DBVR
U175 74LVC1G86DBVR
U176 74LVC1G157DBVR
U177 74LVC1G08DBVR
U178 74LVC1G14DBVR
U179 74LVC1G32DBVR
U180 74LVC1G86DBVR
U181 74LVC1G157DBVR
U182 74LVC1G08DBVR
U183 74LVC1G14DBVR
U184 74LVC1G32DBVR
U185 74LVC1G86DBVR
U186 74LVC1G157DBVR
U187 74LVC1G08DBVR
U188 74LVC1G14DBVR
U189 74LVC1G32DBVR
U190 74LVC1G86DBVR
U191 74LVC1G157DBVR
U192 74LVC1G08DBVR
U193 74LVC1G14DBVR
U194 74LVC1G32DBVR
U195 74LVC1G86DBVR
U196 74LVC1G157DBVR
U197 74LVC1G08DBVR
U198 74LVC1G14DBVR
U199 74LVC1G32DBVR
U200 74LVC1G86DBVR
U201 74LVC1G157DBVR
U202 74LVC1G08DBVR
U203 74LVC1G14DBVR
U204 74LVC1G32DBVR
U205 74LVC1G86DBVR
U206 74LVC1G157DBVR
U207 74LVC1G08DBVR
U208 74LVC1G14DBVR
U209 74LVC1G32DBVR
U210 74LVC1G86DBVR
U211 74LVC1G157DBVR
U212 74LVC1G08DBVR
U213 74LVC1G14DBVR
U214 74LVC1G32DBVR
U215 74LVC1G86DBVR
U216 74LVC1G157DBVR
U217 74LVC1G08DBVR
U218 74LVC1G14DBVR
U219 74LVC1G32DBVR
U220 74LVC1G86DBVR
U221 74LVC1G157DBVR
U222 74LVC1G08DBVR
U223 74LVC1G14DBVR
U224 74LVC1G32DBVR
U225 74LVC1G86DBVR
U226 74LVC1G157DBVR
U227 74LVC1G08DBVR
U228 74LVC1G14DBVR
U229 74LVC1G32DBVR
U230 74LVC1G86DBVR
U231 74LVC1G157DBVR
U232 74LVC1G08DBVR
U233 74LVC1G14DBVR
U234 74LVC1G32DBVR
U235 74LVC1G86DBVR
U236 74LVC1G157DBVR
U237 74LVC1G08DBVR
U238 74LVC1G14DBVR
U239 74LVC1G32DBVR
U240 74LVC1G86DBVR
U241 74LVC1G157DBVR
U242 74LVC1G08DBVR
U243 74LVC1G14DBVR
U244 74LVC1G32DBVR
U245 74LVC1G86DBVR
U246 74LVC1G157DBVR
U247 74LVC1G08DBVR
U248 74LVC1G14DBVR
U249 74LVC1G32DBVR
U250 74LVC1G86DBVR
U251 74LVC1G157DBVR
U252 74LVC1G08DBVR
U253 74LVC1G14DBVR
U254 74LVC1G32DBVR
U255 74LVC1G86DBVR
U256 74LVC1G157DBVR

J1=J5 ARE INTERNAL LOGIC BOUNDARIES, NOT FIELD TERMINALS. Enables and extra home/alarm/encoder channels are reserves only.
CRESETN/k/1k plus two internal pullups screened. The separate 15k/1nF CDONE reset delay is a candidate, not a guaranteed time or safety function; threshold/partial-power confirmation required.

J1101 POWER / QUALIFIED SEQUENCER
J1102 JTAG SERVICE / NO POWER INJECTION
J1103 HOST SPI / 3V3 ONLY
J1104 VW PERMISSION / NO EOP MOTION AUTHORITY
J1105 TWELVE MOTOR STEP / DIR
J1106 ENABLE RESERVES / CIRCUITS ABSENT
J1107 HOME / 0-5 PRESENT; 6-11 RESERVED
J1108 ALARM / 0-5 PRESENT; 6-11 RESERVED
J1109 ENCODERS / 0-1 PRESENT; 2-3 RESERVED
J1110 AUX / EXISTING ISOLATED INPUTS

U1101 POWER / QUALIFIED SEQUENCER
U1102 JTAG SERVICE / NO POWER INJECTION
U1103 HOST SPI / 3V3 ONLY
U1104 VW PERMISSION / NO EOP MOTION AUTHORITY
U1105 TWELVE MOTOR STEP / DIR
U1106 ENABLE RESERVES / CIRCUITS ABSENT
U1107 HOME / 0-5 PRESENT; 6-11 RESERVED
U1108 ALARM / 0-5 PRESENT; 6-11 RESERVED
U1109 ENCODERS / 0-1 PRESENT; 2-3 RESERVED
U1110 AUX / EXISTING ISOLATED INPUTS

CORE_1V2	1	1	3V3_IN
I3_3V3	2	2	LOGIC_GND
LOGIC_GND	3	3	FPGA_CFG_TEST_N
FPGA_LOCAL_RESET_N	4	4	FPGA_FAL_TCK
FPGA_FAL_TDI	5	5	FPGA_FAL_TDI
FPGA_FAL_TDO	6	6	FPGA_FAL_TMS
LOGIC_GND	7	7	FPGA_CDONE
	8	8	LOGIC_GND

I3_3V3	1	1	LOGIC_GND
LOGIC_GND	2	2	FPGA_FAL_TCK
FPGA_FAL_TCK	3	3	FPGA_FAL_TDI
FPGA_FAL_TDI	4	4	FPGA_FAL_TMS
FPGA_FAL_TMS	5	5	FPGA_CFG_TEST_N
FPGA_CFG_TEST_N	6	6	FPGA_CDONE
FPGA_CDONE	7	7	HOST_SPI_CCLK
LOGIC_GND	8	8	HOST_SPI_CS_N

HOST_SPI_CCLK	1	1	FPGA_WATCHDOG_OK_N
HOST_SPI_CS_N	2	2	FPGA_MOTION_REQUEST
HOST_SPI_MOSI	3	3	FPGA_FPGASPI31_WD
LOGIC_GND	4	4	I3_3V3
HOST_SPI_MISO	5	5	FPGA_CFG_CBD12
FPGA_WATCHDOG_FAULT	6	6	FPGA_CFG_CBD13
FPGA_THERMAL_FAULT	7	7	FPGA_ACKFAIL
	8	8	LOGIC_GND

FPGA_FLASH_CS_N	1	1	STEP0_FPGA
FPGA_FLASH_CCK_SOURCE	2	2	DIR0_FPGA
FPGA_FLASH_MOSI	3	3	STEP1_FPGA
FPGA_FLASH_MISO	4	4	DIR1_FPGA
TX_FPGA	5	5	STEP2_FPGA
RX_FPGA	6	6	DIR2_FPGA
FPGA_LOCAL_RESET_N	7	7	STEP3_FPGA
LOGIC_GND	8	8	DIR3_FPGA
		9	STEP4_FPGA
		10	DIR4_FPGA
		11	STEP5_FPGA
		12	DIR5_FPGA
		13	STEP6_FPGA
		14	DIR6_FPGA
		15	STEP7_FPGA
		16	DIR7_FPGA
		17	STEP8_FPGA
		18	DIR8_FPGA
		19	STEP9_FPGA
		20	DIR9_FPGA
		21	STEP10_FPGA
		22	DIR10_FPGA
		23	STEP11_FPGA
		24	DIR11_FPGA

SPARE_ENABLE0_FPGA_RESERVED	1	1	HOME0_FPGA
SPARE_ENABLE1_FPGA_RESERVED	2	2	HOME1_FPGA
SPARE_ENABLE2_FPGA_RESERVED	3	3	HOME2_FPGA
SPARE_ENABLE3_FPGA_RESERVED	4	4	HOME3_FPGA
SPARE_ENABLE4_FPGA_RESERVED	5	5	HOME4_FPGA
SPARE_ENABLE5_FPGA_RESERVED	6	6	HOME5_FPGA
SPARE_ENABLE6_FPGA_RESERVED	7	7	HOME6_FPGA
SPARE_ENABLE7_FPGA_RESERVED	8	8	HOME7_FPGA
SPARE_ENABLE8_FPGA_RESERVED	9	9	HOME8_FPGA
SPARE_ENABLE9_FPGA_RESERVED	10	10	HOME9_FPGA
SPARE_ENABLE10_FPGA_RESERVED	11	11	HOME10_FPGA
SPARE_ENABLE11_FPGA_RESERVED	12	12	HOME11_FPGA

ALM0_FPGA	1	1	ENC0_A_FPGA
ALM1_FPGA	2	2	ENC0_B_FPGA
ALM2_FPGA	3	3	ENC0_Z_FPGA
ALM3_FPGA	4	4	ENC1_A_FPGA
ALM4_FPGA	5	5	ENC1_B_FPGA
ALM5_FPGA	6	6	ENC1_Z_FPGA
ALM6_FPGA	7	7	ENC2_A_FPGA
ALM7_FPGA	8	8	ENC2_B_FPGA
ALM8_FPGA	9	9	ENC2_Z_FPGA
ALM9_FPGA	10	10	ENC3_A_FPGA
ALM10_FPGA	11	11	ENC3_B_FPGA
ALM11_FPGA	12	12	ENC3_Z_FPGA

PROBE_FPGA	1	1	TRIGGERING_FPGA
TRIGGERING_FPGA	2	2	SOCK_STATUS_FPGA
SOCK_STATUS_FPGA	3	3	PHOTOTYPIC_STATUS_FPGA
PHOTOTYPIC_STATUS_FPGA	4	4	SPARE2_FAULT_FPGA
SPARE2_FAULT_FPGA	5	5	SPARE2_READY_FPGA
SPARE2_READY_FPGA	6	6	FEED_HOLD_FPGA
FEED_HOLD_FPGA	7	7	CYCLE_START_FPGA
CYCLE_START_FPGA	8	8	LOBE_STATUS_FPGA
LOBE_STATUS_FPGA	9	9	SPARE_FPGA
SPARE_FPGA	10	10	I3_3V3
I3_3V3	11	11	LOGIC_GND
LOGIC_GND	12	12	

FPGA_USER_RESET_SOLARIS	1	1	FPGA_USER_RESET_A
FPGA_SERVICE_RUN_N	2	2	LOGIC_GND

FPGA_USER_RESET_BC	1	1	FPGA_USER_RESET_SOLARIS
FPGA_USER_RESET_N	2	2	FPGA_USER_RESET_BC
LOGIC_GND	3	3	LOGIC_GND

FPGA_FLASH_CS_N	1	1	FPGA_FLASH_CS
LOGIC_GND	2	2	LOGIC_GND

FPGA_CK_SDM	1	1	FPGA_CK_SOURCE
LOGIC_GND	2	2	LOGIC_GND

FPGA_LOCAL_RESET_A	1	1	FPGA_LOCAL_RESET_N
SERVICE_RUN_N	2	2	LOGIC_GND

FPGA_FLASH_CCK	1	1	FPGA_FLASH_CCK_SOURCE
LOGIC_GND	2	2	LOGIC_GND

FPGA_CK_SDM	1	1	FPGA_CK_SOURCE
LOGIC_GND	2	2	LOGIC_GND

FPGA_FAL_TDO	1	1	FPGA_FAL_TDO
LOGIC_GND	2	2	LOGIC_GND

FPGA_CFG_CBD11	1	1	FPGA_CFG_CBD11
LOGIC_GND	2	2	LOGIC_GND

FPGA_CFG_CBD12	1	1	FPGA_CFG_CBD12
LOGIC_GND	2	2	LOGIC_GND

FPGA_CFG_CBD13	1	1	FPGA_CFG_CBD13
LOGIC_GND	2	2	LOGIC_GND

FPGA_FLASH_MISO	1	1	FPGA_FLASH_MISO
LOGIC_GND	2	2	LOGIC_GND

FPGA_FLASH_MOSI	1	1	FPGA_FLASH_MOSI
LOGIC_GND	2	2	LOGIC_GND

FPGA_FT_TX	1	1	FPGA_FT_TX
LOGIC_GND	2	2	LOGIC_GND

FPGA_FT_RX	1	1	FPGA_FT_RX
LOGIC_GND	2	2	LOGIC_GND


FPGA_FLASH_CS	1	1	FPGA_FLASH_CS_N
LOGIC_GND	2	2	LOGIC_GND


FPGA_FLASH_

INDEPENDENT WATCHDOG AND EDGE-ARMED GLOBAL PERMISSION — ENGINEERING CANDIDATE

Seven ICs; no firmware timer owns the external watchdog. IO_3V3=3.2–3.4V, common LOGIC_GND. Eight motors minimum / twelve expansion requirement.


1. Always-enabled watchdog: WDO + ENOUT wired together







2. Schmitt inputs for open-drain watchdog and CDONE







3. Rail-to-rail WDI buffer; FALLING edges feed timer



120pF:64.28ms nominal watchdog, NOT20ms.
100pF nominal would violate tested minimum at −tolerance.
Falling progress edge occurs every TWO accepted UPDATEs.
WDO auto-releases after170–230ms; heartbeat alone
cannot set the arm latch. SYNC + deliberate ARM required.
CDONE pullup belongs to FPGA block: no local pulldown.











4. Raw interlock




5. Raw return and latch clear






6. Accepted ARM edge; async clear



7. Final physical permit


























HW_WATCHDOG_OK_N → RTL inhibit_n. Never return TX_PERMIT there.
Raw interlock has no endpoint_ready / motion_request / latch dependency.
D is permanently HIGH; clock is FPGA_MOTION_REQUEST rising edge.
Asynchronous clear is raw interlock AND endpoint_ready.
TX_PERMIT = latched_arm AND motion_request AND raw_interlock.

TX_PERMIT drives six AM26C31 G inputs + six10k pulldowns; /G fixedHIGH.
DefaultLOW disables transmitters. Per-drive active-low enables are separate.
Eight motors minimum / twelve expansion requirement. Seven ICs; no firmware
Single-channel candidate: no safety certification, fault tolerance or controlled stop.
Brownout slew, partial power, metastability, wiring and physical timing remain open.
Clearing output permission can truncate a pulse: reconcile position before recovery.

Sheet: /machine_permission/
File: machine_permission.kicad_sch

Title: Independent watchdog / global permission

Size: A1	Date: 2026-09-28	**Rev: r0.1**
KiCad E.D.A. 10.0.4		Id: 13/14

ESP32-S3 SERVICE / RECOVERY CANDIDATE — NO MOTION OR ACCESSORY OUTPUT AUTHORITY

Self-powered USB2 device; USB VBUS never powers controller. USB connector is an electrical boundary pending exact pad mapping.
U2 is Schmitt AND: module EN = sequencer ESP_CHIP_PU AND manual-reset release. Never ground sequencer output.
Host RX is GPIO4 via powered-off buffer; default firmware leaves it disabled. UART0 adapter VREF powers only its outgoing buffer.

U13001
ESP32-S3-WROOM-1-N8
LOGIC_GND
ESP_3V3
ESP_MODULE_EN
ESP_HOST_RX
ESP_RESERVED_GPIO5
ESP_RESERVED_GPIO6
ESP_RESERVED_GPIO7
ESP_RESERVED_GPIO8
ESP_USB_DM
ESP_USB_DP
ESP_STRAP3
ESP_STRAP46
ESP_RESERVED_GPIO9
ESP_RESERVED_GPIO10
ESP_RESERVED_GPIO11
ESP_RESERVED_GPIO12
GND
GND_PAD
IO14
IO21
IO47
IO48
IO45
IO0
IO35
IO36
IO37
IO38
IO39
IO40
IO41
IO42
RXD0_IO44
TXD0_IO43
IO2
IO1
ESP_STRAP45
ESP_BOOT_N
ESP_UART0_RX
ESP_UART0_TX
U13002
SN74LVC1G07DBVR
LOGIC_GND
ESP_3V3
ESP_MANUAL_RESET_N
IN1
GND
IN0
VCC
IN2
ESP_MODULE_EN
ESP_3V3
ESP_CHIP_PU
U13003
SN74LVC2G17DBVR
HOST_HEALTH_RX_FILTERED
LOGIC_GND
SERVICE_UART_RX_FILTERED
1A
GND
2A
2Y
VCC
1Y
ESP_UART0_RX
ESP_3V3
ESP_HOST_RX
U13004
SN74LVC1G17DBVR
ESP_UART0_TX
LOGIC_GND
NC
A
GND
VCC
Y
SERVICE_UART_TX_BUFFERED
SERVICE_VREF_3V3
U13005
TS3USB221ARSER
ESP_USB_DP_SWITCH
ESP_USB_DM_SWITCH
LOGIC_GND
1D_PLUS
1D_MINUS
2D_PLUS
2D_MINUS
GND
OE_N
D_MINUS
D_PLUS
S
VCC
ESP_USB_OE_N
USB_DM_CONNECTOR
USB_DP_CONNECTOR
LOGIC_GND
ESP_3V3
U13006
SN74LVC1G07DBVR
ESP_3V3
LOGIC_GND
LOGIC_GND
IN1
GND
IN0
Y
VCC
IN2
ESP_USB_OE_N
ESP_3V3
USB_VBUS_SENSE
D13001
TPD2EUSB30DRYR
USB_DP_CONNECTOR
USB_DM_CONNECTOR
D_PLUS
D_MINUS
GND
LOGIC_GND
D13002
TPD1E10B06DPYR
USB_VBUS
IO
IO
LOGIC_GND
D13003
TPD1E10B06DPYR
USB_CC1
IO
IO
LOGIC_GND
D13005
TPD1E10B06DPYR
USB_CC2
IO
IO
LOGIC_GND
R13001
10kΩ
ESP_3V3
ESP_BOOT_N
R13002
10kΩ
ESP_STRAP45
LOGIC_GND
R13003
10kΩ
ESP_STRAP46
LOGIC_GND
R13004
10kΩ
ESP_STRAP3
LOGIC_GND
R13005
10kΩ
ESP_3V3
ESP_MANUAL_RESET_N
R13006
470Ω
ESP_MODULE_EN
LOGIC_GND
R13007
1kΩ
HOST_HEALTH_TX_3V3
HOST_HEALTH_RX_FILTERED
R13008
100kΩ
HOST_HEALTH_RX_FILTERED
LOGIC_GND
R13009
1kΩ
SERVICE_ADAPTER_TX_3V3
SERVICE_UART_RX_FILTERED
R13010
100kΩ
SERVICE_UART_RX_FILTERED
LOGIC_GND
R13011
100kΩ
SERVICE_UART_TX_BUFFERED
SERVICE_ADAPTER_RX_3V3
R13012
22kΩ
ESP_USB_DP
ESP_USB_DP_SWITCH
R13013
22kΩ
ESP_USB_DM
ESP_USB_DM_SWITCH
R13014
10kΩ
ESP_3V3
ESP_USB_OE_N
R13015
10kΩ
USB_VBUS
USB_VBUS_SENSE
R13016
10kΩ
USB_VBUS_SENSE
LOGIC_GND
R13017
5.1kΩ
USB_CC1
LOGIC_GND
R13018
5.1kΩ
USB_CC2
LOGIC_GND
R13019
USB_SHIELD
LOGIC_GND
C13001
22nF16V
ESP_3V3
LOGIC_GND
C13002
100nF16V
LOGIC_GND
C13003
100nF16V
LOGIC_GND
C13004
100nF16V
SERVICE_VREF_3V3
LOGIC_GND
#FLG13002
PWR_FLAG
SERVICE_VREF_3V3
C13005
100nF16V
LOGIC_GND
C13006
100nF16V
LOGIC_GND
C13007
100nF16V
ESP_MANUAL_RESET_N
LOGIC_GND
C13008
100nF16V
LOGIC_GND
J1GR13001
USB-C ELECTRICAL BOUNDARY
LOGIC_GND
USB_VBUS
USB_CC1
USB_DP_CONNECTOR
USB_DM_CONNECTOR
USB_VBUS
LOGIC_GND
LOGIC_GND
A1
A4
A5
A6
A7
A8
A9
A12
B1
B4
B5
B6
B7
B8
B9
B12
S1
USB_VBUS
USB_CC2
USB_DP_CONNECTOR
USB_DM_CONNECTOR
USB_VBUS
LOGIC_GND
USB_SHIELD
JWAKE13001
WAKE BOUNDARY
ESP_3V3
LOGIC_GND
ESP_CHIP_PU
JHOST13001
HOST BOUNDARY
HOST_HEALTH_TX_3V3
LOGIC_GND
JSERIAL13001
SERIAL BOUNDARY
SERVICE_VREF_3V3
SERVICE_ADAPTER_TX_3V3
SERVICE_ADAPTER_RX_3V3
LOGIC_GND
JRESET13001
RESET BOUNDARY
ESP_MANUAL_RESET_N
LOGIC_GND
JBOOT13001
BOOT BOUNDARY
ESP_BOOT_N
LOGIC_GND
JRES13001
RES BOUNDARY
ESP_RESERVED_GPIO5
ESP_RESERVED_GPIO6
ESP_RESERVED_GPIO7
ESP_RESERVED_GPIO8
ESP_RESERVED_GPIO9
ESP_RESERVED_GPIO10
ESP_RESERVED_GPIO11
ESP_RESERVED_GPIO12
LOGIC_GND

All footprints unassigned: no board layout or manufacture claim. USB switch D pins face connector: SD pins face ESP; port2NC andSground.
Two independentFLIA CC resistors. SBU pins NC. NoPD/High-voltage mode. Local USB shield bond toLOGIC_GND is provisional; assess enclosure/EMC.
JRESET/JBOOT: normally-open dry contacts only. HoldBOOT low, holdRESET>=20ms, releaseRESET, keepBOOTlow>=3ms thenrelease.
JRES is reserved internal3.3V logic only; current firmware provides no accessory support. NoSV/24V/unpowered external drive.
Module antenna outsidecarrieredge preferred; enclosureclearance>=15mm all directions. Shared2.4GHzWi-Fi/BLE. noSGHzorClassicBT.

Sheet: /esp_service/
File: esp_service.kicad_sch
Title: ESP service and recovery
Size: A1 | Date: 2026-09-28 | Rev: v0.1
KiCad E.D.A. 10.0.4 | Id: 14/14