
TWO-JOINT DIFFERENTIAL TX BANK - REVIEW CIRCUIT r0.1


Repeat 3x for six joints. No PCB, external protection or system inhibit circuit is released.
U1 pin map checked against TI SLLS103P Figure4-1 (PW16). Supply4.5-5.5V; logic VIH>=2V/VIL<=0.8V.


3.3V source required; no 5V pull-up on FPGA-connected nets. Inputs must not drive an unpowered U1.
R1-R4 are initial source-damping provisions; R5-R9 force low with upstream high-Z. Re-evaluate SI in layout.



Place C1 at U1 pins16/8.
External SIGNAL_5V and GND
are declared powered at J1.
No isolation in this circuit.

G=0 and /G=1 -> differential outputs HIGH-Z. TX_PERMIT must come from qualified hardware permission.
HIGH-Z is not guaranteed STEP-low at the remote drive: qualified receiver bias and drive inhibit are mandatory.





J1/J2 are circuit boundaries,
not approved connector MPNs.
Missing line protection,
remote bias, power sequencing
and cable qualification block release.

Sheet: /
File: tx_bank.kicad_sch

Title:

Size: A3 | Date: | **Rev:**
KiCad E.D.A. 10.0.4 | Id: 1/1