

## Lecture 9

### => time parameters:

#### 1) t setup: - dute Il ries in

minimum time during which the input is kept stable before arrival of clock edge

#### عرف المال : المال في المال على المال

minimum time during which the input is kept stable after arrival of clock edge

#### 3) to:

Jelay time after which the output Q changes after the arrival of the clock edge



Q to

## ⇒ Designing of sequential circuits:



# Osteps of designing: behavior II

state wind a transitions input it and is

© نحفا كل احتيالات اك للماجمة الملكن المالي المحالات المالية المالية

2 convert state diagram into State Lable

Present next (Y) output (2)
State (Y) 12 = 0 Tax 1 020 029

#### 3) State optimization

- Dexclude present state Column

  (2) if two rows are identical,
  then Heir Present States
  are equivalent

  If we can remove one of them
- Depend the optimization after removing - then it called [reduced table]

Assign binary code

to every state A: / Book

replace them in the table

f/f stores the state

no. of bits = no. of used f/f

A state equations of ye?

Ly Construct a k-map
of two inputs

Ly Search Por when y = 1

5 output equations 5 2=?
Ly same as before but for 2

6 Circuit diagram

: as le i le des

shoul are & Sequentianal

Sinite State machine (FSM) (Line

-> finite Automata

ا کا حاجہ تن الدنیا معکن تتوصف بال کا ومتدر عملی

