


⇒ Time parameters:


1) t_{setup} : minimum time during which the input is kept stable before arrival of clock edge

2) t_{hold} : minimum time during which the input is kept stable after arrival of clock edge

3) t_{cq} : delay time after which the output Q changes after the arrival of the clock edge



⇒ Designing of sequential circuits:



Lecture 9

Steps of designing:



1) draw a state diagram

2) convert state diagram into state table

Present state (Y)	next state (Z)	output (X)
00	01	0
01	10	1
10	11	0
11	00	1

3) State optimization

- exclude present state column
- if two rows are identical, then their present states are equivalent. We can remove one of them
- Repeat the optimization after removing → then it called [reduced table]

3-a state encoding

Assign binary code to every state & replace them in the table

⇒ f/f stores the state of the machine with its binary code

no. of bits = no. of used f/f
 $y_1, y_2, y_3, \dots, y_n$
 Unused bits → don't cares

4) state equations


Construct a k-map of two inputs

Search for when $Y=1$

5) output equations

Same as before but for Z

6) Circuit diagram



معلومات عامة:

الـ Sequential circuit لها عدة اسما

finite state machine (FSM)

finite Automata

اي حاجة في الدنيا ممكن تتوصف بالـ
 ومقدر نعملها

