1 Counter Design (24pts)

Design a 3-bit counter which counts CBA in the sequence: 001, 011, 010, 110, 111, 101, 100, and repeats.

- 1. (4pts) Show the truth table and the Karnaugh map of C^+ , B^+ , and A^+ .
- 2. (4pts) Use D flip-flops. Derive a minimum sum-of-products expression for D_C .
- 3. (4pts) Use T flip-flops. Derive a minimum sum-of-products expression for T_C .
- 4. (6pts) Use S-R flip-flops. Derive a minimum sum-of-products expression for S_B and R_B .
- 5. (6pts) Use J-K flip-flops. Derive a minimum sum-of-products expression for J_A and K_A .

1.								
	В	Α	c f	B [†]	A ⁺			
0	0	0	X	X	X			
0	0	1	D	1	1			
O	1	1	0	1	D			
0	1	0			D			
1	1	D	1	1				
1	1		1	0				
1	0		1	0	Ō			
1	0	0	0	0				
BAC	0	1	BAC	0	1_	BAC	0	1
00	X	0	00	χ	0	00	X	1
01	0	1	01	1	D	01	1	D
11	0	1	1.1		D	11	D	1
10	1	1	I D		1	I D	D	1
	C ⁺			B+			Af	

2.

3. BAC 0 00 X TX 0 0 01 D 0 D 0 10 10 C+ Tc

4. (B的 0.1 看满楚)

BAC	0						
00	х 0	BAC	0	1	BAC	0	1
01	1 0	00	X	0	00	Χ	X
11	100	01	1	O	01	b	X
10	TUP	11	Х	0	11	0	1
		I D	χ	Х	Į D	0	D
	ρf						
	D		SB			RB	

5.

BAC	0	BAC	0	1	BAC	0	1
00	x 1	00	χ		00	χ	X
01	1 0	01	Х	X	01	0	1
11	0/1	1.1	Х	×	11	1	D
I D	0 1	l D	0	1	I D	X	X
	Af		Jp	١			KA

2 Construction of State Table and State Graph (12pts)

Given the following circuit,

 $\begin{array}{c|cccc}
Q_1 & Q_1' \\
J_1 & K_1 \\
\hline
Clk & Clk
\end{array}$

- 1. (6pts) Construct the state table.
- 2. (6pts) Construct the state graph.

Step 1:
$$J_1 = X$$
, $K_1 = (X \cdot Q_2')' = X' + Q_2$
 $J_2 = X$, $K_2 = (X Q_1)' = X' + Q_1'$
 $Z = X \oplus Q_2'$

step 2:
$$Q_1^{\dagger} = J_1 Q_1^{\dagger} + K_1^{\dagger} Q_1$$

= $X Q_1^{\dagger} + X Q_2^{\dagger} Q_1$
 $Q_2^{\dagger} = J_2 Q_2^{\dagger} + K_2^{\dagger} Q_2$
= $X Q_2^{\dagger} + X Q_1 Q_2$


step 3: next-state map

Q ₁ Q ₂	0	1	0,02	0	1	
00	0	1	00	0		
01	0		01	0	0	
11	0	0	- 11	0		
10	0	1	10	Ь		
	(4,5		Q ₂ +		

state 4: next state table

	Qi ⁺	O2 [†]	곳	
Q102	X=0	X=I	X=0	X=
4000	0 0		1	0
9 0 1	0 0	10	D	1
52 11	D 0	0 1	D	1
53 10	סק			0

state 5: State gruph (mealy machine





3 Derivation of State Tables (12pts)

- 1. (6pts) A Mealy sequential circuit has one input (X) and one output (Z). $Z = \emptyset$ if and only if the most recent input, combined with the preceding three inputs, was not a valid BCD encoding of a decimal digit; otherwise, Z = 0. Assume the BCD digits are received least significant bit first. Derive a state table for the circuit and explain the meaning of each state. Assume that in the reset state all previous inputs were 0. Minimize the numbers of states (three states are sufficient).
- 2. (6pts) Repeat for a Moore circuit (Z=1 if and only if the previous four inputs were not a valid BCD digit). Minimize the numbers of states (four states are sufficient).

2=1		不多は case:	
不言說	大	10 () () ()	
ta state ma	αŊ		

	next	scate		2	
	X = 0	x=1	X= 0	K =	
· \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	000	6 0)	D	D	
1001	000	100	0	D	
010	00150	101 52	D	1	
011	001	ام	0	1	
100	0104	110 43	0	1	
10 1	010	110	6		
5 110	011 %	111 3	0	1	
3 (111	0 []	111	0		





	nert	stortp	2		tortp Z		
present storte	X=0		χ=o	/=			
(00-) 50	30	32	0	D			
(01-) 41	50	52	0				
(1) 42	51	52	0				

LSB at right

2. modre	machine	ት ዩ፡ኒ	
		1010	
		10(1	
		1100	
		1101	
		1110	
		1(1)	

	nert		2	
piesont	X=0	X=	0	
(000-) 50	50	Sy	D	50ES
(001-) 51	50	SH	0	
(010-) 32	51	55	0	52 = 53
(011-) 43	51	55	D	
(100-) 54	62	56	D	
(101-) 55	52	56	1	
(110-) 36	43	<i>5</i> η		
(111-) 59	43	57		56=5n

52	475				
34	φ <u>Σ</u> 2	\$V6			
55	X	×	×		
36	X	*	Х	V	も名 ろ5 E Sb
	30	52	54	53	

重新 assign state number

	next	2
piesont	X=0 X=	
(00) 50	50 52	0
(01) 31	50 53	D
(100-) 52	61 53	0
(11)	31 33	#

LSB at right		
J		

4 Lab 2: Part 1 (30pts)

Replace <index> in lab2.v with proper indexes, but leave the rest of the code unchanged.


- 1. (12pts) Print out the module mult_fast.
- 2. (12pts) Show the waveform with the settings in lab2.sav (should include 1750 to 1800 sec).
- 3. (6pts) What is the latency (worst case waiting time from the input becomes steady to the register of the last stage refreshes)?

```
1.
          // pipelined fast multiplier
          module mult_fast(
                     output reg[7:0] P, // product
                     input[3:0] A, B, // multiplicand and multiplier
                     input clk
                                                              // clock (posedge)
                     );
// stage 0 (input)
                     reg[3:0] a_s0, b_s0;
                     always @(posedge clk) begin
                                 a_s0 \ll A;
                                 b_s0 \ll B;
                     end
                     // stage 1
                     wire[3:0] pp0 = a_s0 & {4{b_s0[0]}}; // ignore the delays of AND gates wire[4:1] pp1 = a_s0 & {4{b_s0[1]}}; /* ignore the delays of AND gates wire[5:2] pp2 = a_s0 & {4{b_s0[2]}}; // ignore the delays of AND gates wire[6:3] pp3 = a_s0 & {4{b_s0[3]}}; // ignore the delays of AND gates
                     reg[5:1] sum1;
                     always @(pp0, pp1)
sum1[5:1] <= #7 pp0[3:1] + pp1[4:1]; // delay of the 4-bit adder
                     reg[7:3] sum3;
                     always @(pp2, pp3)

sum3[7:3] <= #7 pp2[5:3] + pp3[6:3]; // delay of the 4-bit adder

reg[5:0] sum1_s1;
                     reg[7:2] sum3_s1;
                     always @(posedge clk) begin
                                 sum1_s1 \ll \{sum1, pp0[0]\};
                                 sum3_s1 \ll {sum3, pp2[2]};
                     end
                     // stage 2 (outout)
                     reg[7:2] sum2;
always @(sum1_s1, sum3_s1)
sum2[7:2] <= #8 sum1_s1[5:2] + sum3_s1[7:2]; // delay of the 6-bit adder
                                 P \leftarrow \{sum2, sum1\_s1[1:0]\};
                     end
          endmodule
```





		,
0	2 6	+:060
7	30	TICKS
<i>_</i>		

5 Lab 2: Part 2 (12pts)

Minimize the clock cycle by changing the delays in the module mult_tb.

- 1. (6pts) What is the minimum clock cycle?
- 2. (6pts) Show the waveform with the settings in lab2.sav (should include 1750 to 1800 sec).

1. & ticks

