

1 MUXes and Three-State Buffers (8pts)


Show how to make an 8-to-1 MUX using two 4-to-1 MUXes, two three-state buffers, and one inverter.





2 Latch I (8pts)

Given the latch as below, complete the following truth table. $\,$




	D	0	O+
A	В	Q	$Q^{\scriptscriptstyle +}$
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

A	В	Q	$Q^{\scriptscriptstyle +}$
0	0	0	0
0	0	1	
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	

-	

3 Latch II (16pts)

A latch can be constructed from an OR gate, an AND gate, and an inverter connected as below.



- 1. What restriction must be placed on R and H so that P will always equal Q' (under steady-state conditions)?
- 2. Construct a next-state table and derive the minimum characteristic (next-state) equation for the latch.

1. check P # Q' BT P = Q
當Q = 1 且 P = 1 = 7 H = D, R = 1
當Q = 0 且 P = 0 => H = 1 且 Q = 1 (矛盾,不存在)

改 vestriction: (R,H) = (1,0) #


						R O
2.	R		H	Q	Q	000 0 X
		0	0	0	D	o (0 x
		0	0	1	0	11
		O	1	0	0	
		ט	(1		10 0
		1	O	0	X	because of 1.
			0	1	×	
		1	1	O	-	
		1	(((
						Qt = R+ HQ #

```
module cla_gl(
                           4(1)
                                                // carry output
                               TODO:: Implement gate-level CLA
                           wire[2:0] P, G;
                           wire[3:0] C;
                           assign C[0] = C0;
                           assign C3 = C[3];
                           AND gO(G[0], A[0], B[0]);
                           AND g1(G[1], A[1], B[1]);
                           AND g2(G[2], A[2], B[2]);
                           OR g3(P[0], A[0], B[0]);
                           OR g4(P[1], A[1], B[1]);
OR g5(P[2], A[2], B[2]);
                           wire tmp1 , tmp2 , tmp3 ,tmp4 ,tmp5 ,tmp6 ;
                           //assign C[1] = G[0]+P[0]&C[0];
                           AND g6(tmp1,P[0],C[0]);
                           OR g7(C[1],G[0],tmp1);
                           //assign C[2] = G[1]+G[0]&P[1]+C[0]&P[0]&P[1];
                           AND4 g8(tmp2,C[0],P[0],P[1],1);
                           AND g9 (tmp3 , G[0],P[1]);
OR4 g10 (C[2],G[1],tmp2,tmp3,0);
                           //assign C[3] = G[2]+G[1]&P[2]+G[0]&P[1]&P[2]+C[0]&P[0]&P[1]&P[2];
                           AND4 g11(tmp4,C[0],P[0],P[1],P[2]);
AND4 g12 (tmp5,G[0],P[1],P[2],1);
AND g13(tmp6,G[1],P[2]);
                           OR4 g14(C[3],G[2],tmp6,tmp5,tmp4);
                           wire no_use[2:0];
FA b0(no_use[0], S[0], A[0], B[0], C[0]);
FA b1(no_use[1], S[1], A[1], B[1], C[1]);
FA b2(no_use[2], S[2], A[2], B[2], C[2]);
                endmodule
                module rca_gl(
                            output C3,
4(2)
                                                   // carry output
                            output[2:0] S,
                            output[2:0] S, // sum
input[2:0] A, B, // operands
                                                   // carry input
                            input CO
                            );
                            // TODO:: Implement gate-level RCA
                           wire tmp[1:0];
FA a0(tmp[0], S[0], A[0], B[0], C0);
FA a1(tmp[1], S[1], A[1], B[1], tmp[0]);
FA a2(C3, S[2], A[2], B[2], tmp[1]);
```

endmodule

5 Lab 1: Waveform (12pts)

Show the waveform of cla_gl on input transition from 000 + 000 + 0 to 000 + 111 + 1. You should select all the input and output signals of cla_gl module.



6 Lab 1: Propagation Delays (8pts)

- 1. (4pts) Find the maximum propagation delay of rca_gl and one of the corresponding input transitions.
- 2. (4pts) Find the maximum propagation delay of cla_gl and one of the corresponding input transitions

1.

```
C:\iverilog\bin>vvp hw.vvp
VCD info: dumpfile lab1.vcd opened for output.
The maximum delay is 23 ticks on transition 000+000+0 --> 000+111+1
C:\iverilog\bin>vvp hw.vvp
VCD info: dumpfile lab1.vcd opened for output.
The maximum delay is 20 ticks on transition 000+000+0 --> 000+011+1
```

7 Lab 1: Some Derivation (10pts)

Assume that only 2-input gates are used. Derive the number of levels needed in an n-bit carry-lookahead adder as a function of n.

$$\frac{2}{3} G(i \cdot j) = 8j + p_{j} 2j - 1 + p_{j} p_{j-1} 2j - 2 + \cdots - (p_{j} \cdots p_{i} 2j)$$

$$P(i \cdot j) = (p_{j} \cdot p_{j-1} - \cdots p_{i})$$

需要2個gate (level)
$$G(i:j) = G(k+1:j) + \square : (OR - gate)$$