



# Decimal v. binary addition

$$\begin{array}{r}
 110 \\
 43582 \\
 + 22573 \\
 \hline
 66155
 \end{array}
 \qquad
 \begin{array}{r}
 1111 \\
 01011 \text{ (n)} \\
 + 00101 \text{ (5)} \\
 \hline
 10000
 \end{array}$$



# Ripple carry adder



full adder:

$$C_{out} = ab + bc_{in} + ac_{in}$$


$$S = a \oplus b \oplus c_{in}$$

a	b	cin	cout	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

a <sub>i</sub>	b <sub>i</sub>	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

half  
adder:  $C = ab$   
 $S = a \oplus b$

# Subtraction w. twos complement representation





$$1 - 3 = -2$$

$$1 + (-3) = -2$$

Can be accomplished with a twos-complementor and an adder


In class exercise: designing an adder-subtractor

two high-level structures:




# Adder/subtractor for #'s in 2's complement form

4-7



# Handling overflow



~~$$\begin{array}{r}
 0111 \\
 (5) \ 0101 \\
 (3) \ 0011 \\
 \hline
 1000 \quad (-8)
 \end{array}$$~~

$$\begin{array}{r}
 1111 \\
 (-5) \ 1011 \\
 (-3) \ 1101 \\
 \hline
 1000 \quad (-8)
 \end{array}$$

~~$$\begin{array}{r}
 1000 \\
 (-6) \ 1010 \\
 (-3) \ 1101 \\
 \hline
 0111 \quad (7)
 \end{array}$$~~

$$\begin{array}{r}
 0010 \\
 (-6) \ 1010 \\
 (3) \ 0011 \\
 \hline
 1101 \quad (-3)
 \end{array}$$

# Handling overflow

c4	c3	c2	c1	c0
a3	a2	a1	a0	
b3	b2	b1	b0	
s3	s2	s1	s0	

overflow =  $a_3 \oplus b_3$

full adder

IN				OUT		overflow
a3	b3	c3	c4	s3		
0	0	0	0	0		0
0	0	1	0	1		1
0	1	0	0	1		0
0	1	1	1	0		0
1	0	0	0	1		0
1	0	1	1	0		0
1	1	0	1	0		1
1	1	1	1	1		0


adding two pos #'s

adding two neg. #'s

overflow

# Overflow computation in adder/subtractor

*For 2's complement, overflow if 2 most significant carries differ*







# Ripple carry adder delay analysis

- Assume unit delay for all gates *use 2-input gates*

- $S = A \oplus B \oplus C_{in}$

- [ S ready 2 units after A,B and Cin ready]
- Cout =  $AB + AC_{in} + BC_{in}$
- [ Cout ready 3 units after A,B and Cin ready]



# Carry lookahead adder (CLA)

- Goal: produce an adder of less circuit depth
- Start by rewriting the carry function

$$C_{i+1} = a_i b_i + a_i C_i + b_i C_i$$

$$C_{i+1} = \underbrace{a_i b_i}_{g_i} + C_i (\underbrace{a_i + b_i}_{p_i})$$


$$C_{i+1} = g_i + C_i (p_i)$$

carry generate

$$g_i = a_i b_i$$

carry propagate

$$p_i = a_i + b_i$$



## Carry lookahead adder (CLA) (2)

- Can recursively define carries in terms of propagate and generate signals

$$C_1 = g_0 + \overline{a_0}p_0$$

$$C_2 = g_1 + \underline{C_1}p_1$$

$$= g_1 + \underline{(g_0 + C_0p_0)}p_1$$

$$\underline{C_2} = \underline{g_1 + g_0p_1 + C_0p_0p_1}$$

$$C_3 = g_2 + \underline{C_2}p_2$$

$$= g_2 + \underline{(g_1 + g_0p_1 + C_0p_0p_1)}p_2$$

$$= g_2 + g_1p_2 + g_0p_1p_2 + \underline{C_0}p_0p_1p_2$$

$$g_i = a_i \cdot b_i$$

$$p_i = a_i + b_i$$

- $i$ th carry has  $i+1$  product terms, the largest of which has  $i+1$  literals
- If AND, OR gates can take unbounded inputs: total circuit depth is 2 (SoP form)
- If gates take 2 inputs, total circuit depth is  $1 + \log_2 k$  for  $k$ -bit addition

## Carry lookahead adder (CLA) (3)

---

$$c_0 = 0$$

$$c_1 = g_0 + c_0 \overline{p_0}$$

$$c_2 = g_1 + g_0 p_1 + c_0 \overline{p_0 p_1}$$

$$c_3 = g_2 + g_1 p_2 + g_0 p_1 p_2 + c_0 \overline{p_0 p_1 p_2}$$

$$s_0 = a_0 \oplus b_0 \oplus c_0$$

$$s_1 = a_1 \oplus b_1 \oplus c_1$$

$$s_2 = a_2 \oplus b_2 \oplus c_2$$

$$s_3 = a_3 \oplus b_3 \oplus c_3$$


# Contraction

---

*Contraction is the simplification of a circuit through constant input values.*

# Contraction example: adder to incrementer

- What is the hardware and delay savings of implementing an incrementer using contraction?



Can be reduced to half-adders

$a_0$	S	C
0	1	0
1	0	1

Incrementer circuit

$$S_0 = \overline{a_0}, C_0 = \underline{a_0}$$