



Advanced Logic Design Algorithmic State Machines (ASM) Method

Mingoo Seok Columbia University


BV: Secs. 6.10-6.13, 7.3-7.4

Algorithmic State Machine





ASM Chart Example



Bit Counting Circuit

```
B=0;

while A \neq 0 do


if a_0=1 then

B=B+1;


end if;


Right-shift A;

end while;
```




Timing Implied in ASM







Datapath



Control





Verilog HDL Code

```
module bitcount (Clock, Resetn, LA, s, Data, B, Done);
                                                                     always @(y, A[0])
  input Clock, Resetn, LA, s;
                                                                     begin: FSM_outputs
  input [7:0] Data;
                                                                        // defaults
  output reg [3:0] B;
                                                                        EA = 0; LB = 0; EB = 0; Done = 0;
  output reg Done;
                                                                        case (y)
  wire [7:0] A;
                                                                            S1: LB = 1:
  wire z;
                                                                            S2: begin
  reg [1:0] Y, y;
                                                                                    EA = 1;
  reg EA, EB, LB;
                                                                                    if (A[0]) EB = 1;
// control circuit
                                                                                    else EB = 0;
                                                                                end
  parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
                                                                            S3: Done = 1:
                                                                        endcase
  always @(s, y, z)
                                                                     end
  begin: State_table
     case (y)
        S1: if (!s) Y = S1;
                                                                  // datapath circuit
            else Y = S2;
        S2: if (z == 0) Y = S2;
                                                                     // counter B
            else Y = S3:
                                                                     always @(negedge Resetn, posedge Clock)
        S3: if (s) Y = S3;
                                                                        if (!Resetn)
            else Y = S1;
                                                                            B \le 0;
        default: Y = 2'bxx;
                                                                        else if (LB)
     endcase
                                                                           B \le 0;
  end
                                                                        else if (EB)
  always @(posedge Clock, negedge Resetn)
                                                                           B \le B + 1;
  begin: State_flipflops
     if (Resetn == 0)
                                                                     shiftrne ShiftA (Data, LA, EA, 1'b0, Clock, A);
        y \le S1;
                                                                     assign z = \sim |A|;
     else
        y \leq Y;
                                                                  endmodule
  end
```

Shift-and-Add Multiplier

```
Decimal
                      Binary
                                                          P = 0;
                                                          for i = 0 to n - 1 do
                     1 1 0 1
                                Multiplicand
     13
                                Multiplier
   \times 11
                    \times 1 \ 0 \ 1 \ 1
                                                               if b_i = 1 then
     13
                     1101
                                                                     P = P + A:
    13
                   1 1 0 1
                                                                end if:
    143
                                                                Left-shift A:
                                                          end for:
             1 0 0 0 1 1 1 1
                               Product
                                                           (b) Pseudo-code
           (a) Manual method
```

- For large words, the array multiplier can be too hardware intensive
- Implement a *multi-cycle* multiplier with a shifter and an adder

Pseudo Code to ASM Chart

```
P=0;

for i=0 to n-1 do


if b_i=1 then

P=P+A;


end if;


Left-shift A;

end for;
```





ASM to Datapath





ASM to Control ASM





Control ASM to Verilog

```
module multiply (Clock, Resetn, LA, LB, s, DataA, DataB, P, Done);
                  parameter n = 8;
                  input Clock, Resetn, LA, LB, s;
                                                                                                       always @(s, y, B[0])
                  input [n-1:0] DataA, DataB;
                  output [n+n-1:0] P;
                                                                                                       begin: FSM outputs
                  output reg Done;
                                                                                                                         // defaults
                  wire z;
                                                                                                                         EA = 0; EB = 0; EP = 0; Done = 0; Psel = 0;
                  reg [n+n-1:0] A, DataP;
                                                                                                                         case (y)
                  wire [n+n-1:0] Sum;
                                                                                                                         S1: EP = 1;
                  reg [1:0] y, Y;
                                                                                                                         S2: begin
                  reg [n-1:0] B;
                                                                                                                                           EA = 1; EB = 1; Psel = 1;
                  reg EA, EB, EP, Psel;
                                                                                                                                           if (B[0]) EP = 1;
                  integer k;
                                                                                                                                           else EP = 0:
// control circuit
                                                                                                                           end
                                                                                                                         S3: Done = 1:
                  parameter S1 = 2'b00, S2 = 2'b01, S3 = 2'b10;
                                                                                                                         endcase
                                                                                                       end
                  always @(s, y, z)
                  begin: State_table
                                                                                    //datapath circuit
                                    case (y)
                                    S1:
                                                       if (s == 0) Y = S1;
                                                                                                       shiftrne ShiftB (DataB, LB, EB, 0, Clock, B);
                                                       else Y = S2;
                                                                                                                         defparam ShiftB.n = 8;
                                    S2:
                                                       if (z == 0) Y = S2;
                                                                                                       shiftlne ShiftA ({{n{1'b0}}}, DataA}, LA, EA, 1'b0, Clock, A);
                                                       else Y = S3:
                                    S3:
                                                      if (s == 1) Y = S3;
                                                                                                                         defparam ShiftA.n = 16;
                                                       else Y = S1:
                                                       default: Y = 2bxx;
                                                                                                       assign z = (B = 0);
                                    endcase
                                                                                                       assign Sum = A + P;
                  end
                                                                                                       // define the 2n 2-to-1 multiplexers
                  always @(posedge Clock, negedge Resetn)
                                                                                                       always @(Psel, Sum)
                  begin: State_flipflops
                                    if (Resetn = 0)
                                                                                                                         for (k = 0; k < n+n; k = k+1)
                                    y \le S1;
                                                                                                                         DataP[k] = Psel ? Sum[k] : 1'b0;
                                    else
                                                                                                       regne RegP (DataP, Clock, Resetn, EP, P);
                                    y \leq Y;
                                                                                                                         defparam RegP.n = 16;
                  end
                                                                                     endmodule
```

Divider Circuits

$$\begin{array}{r}
 15 \\
 9 \overline{\smash{\big)}\ 140} \\
 \underline{9} \\
 50 \\
 \underline{45} \\
 5
\end{array}$$

(a) An example using decimal numbers


(b) Using binary numbers

$$R=0;$$


for $i=0$ to $n-1$ do
Left-shift $R || A;$
if $R \ge B$ then
 $q_i = 1;$
 $R = R - B;$
else
 $q_i = 0;$
end if;
end for;


Algorithm to ASM

```
R=0;
for i = 0 to n - 1 do
    Left-shift R \| A;
    if R \ge B then
          q_i = 1;
          R = R - B;
     else
          q_i = 0;
    end if;
end for;
```



ASM to Datapath Circuit





ASM to Control ASM

