


CSEE W4823 Lab#3

Ashish Shukla 7th Oct, 2021

Topics

- Lab#1: Design flow & Matlab®
- Lab#2: Verilog HDL / ModelSim®
- Lab#3: Synthesis / Design Compiler®
- Lab#4: Timing and power analysis / PrimeTime®
- Lab#5: Memory Compiler
- Lab#6 and following labs: Project based lab

Semi-Custom Flow



Overview of Design Compiler

- Translate *.v file (RTL code) to *.nl.v file (gate-level netlist)
- Inputs of Design Compiler
 - RTL code of your design (*.v) : Ifsr1.v
 - Standard cell library (*.db, *.sldb): common.tcl
 - Timing constraints (*.tcl): timing.tcl
 - Synthesis flow commands/setup (*.tcl): lfsr1.tcl
- Outputs of Design Compiler
 - Gate level netlist (*.nl.v)
 - Timing information (*.sdf)
 - Synthesis report (*.rpt)

4 Steps to Run Synthesis

- Read Design and Library
- Set Design Constraints
 - Timing constraints
 - Loading constraints
 - Other constraints, like max fanout
- Compile
- Generate Reports and Check

These 4 steps are organized in *Ifsr1.tcl*

Before you start

- Copy folder
 - copy /courses/ee6321/share/4823-fall2020/dc/ to your [...]/project/
 - MAINTAIN THE SAME FILE/FOLDER STRUCTURE!
- Take a quick view of those file
 - use "./nuke.sh" to delete all the generated reports
- DC tutorial is in /dc/doc/ folder

Step 1: Read Design and Library

Ifsr1.tcl (This file can be found in /dc/lfsr1/ folder)

Library file: common.tcl


This file can be found in /dc/common_script/ folder

standard cell library

- Search_path: The path to search for unresolved reference library or design
- Synthetic_library: DesignWare library
- link_library: The library that DC uses to resolve cell references.
- target_library: The technology that design map to.
- If you have your own standard cells *.db file (covered in EE6321)
 you can add here to tell design compiler to use them for mapping.
- You can also use set_dont_use CELLNAME to tell design compiler to not use certain cells when mapping.

Step 2: Set Design Constraints

• Ifsr1.tcl (This file can be found in /dc/lfsr1/ folder)



- Design rule constraint: max_capacitance, max_fanout
- Optimization constraint: max_area, max_delay
- Tool will give priority to design rule constraints during optimization

Step2: Set timing Constraint File: timing.tcl

This file can be found in /dc/lfsr1/ folder

set load 0.005 [all outputs]

```
set clk period 2.000
set clk uncertainty 0
                                                                         define variables
set clk transition 0.010
set typical input delay 0.05
set typical output delay 0.05
set typical wire load 0.005
                                                                        Find real clock
#Create real clock if clock port is found
                                                                        Or create virtual clock (vclk) if no
if {[sizeof collection [get ports clk]] > 0} {
 set clk name "clk"
                                                                        clock is needed for timing reference
 set clk port "clk"
 #If no waveform is specified, 50% duty cycle is assumed
 create clock -name $clk name -period $clk period [get ports $clk port]
 set drive 0 [get clocks $clk name]
#Set clock uncertainty
                                                                        Set clock uncertainty/slew rate
set clock uncertainty $clk uncertainty [get clocks $clk name]
#Propagated clock used for gated clocks only
set clock transition $clk transition [get clocks $clk name]
# Configure the clock network
set fix hold [all clocks]
set dont touch network $clk port
set ideal network $clk port
#set ideal network pad *
                                                                        Set_input_delay: amount of time the input
#set ideal network sc *
                                                                        signal is available after clock edge
# Set the paths to be ignored in timing opt
#set false path -from pad *
#set false path -from sc *
# Set input and output delays
                                                                        Set_output_delay: amount of time the the
set driving cell -lib cell INVX1T5 [all inputs]
set input delay $typical input delay [all inputs] -clock $clk name
                                                                        signal is required before clock edge on
remove input delay -clock $clk name [find port $clk port]
set output delay $typical output delay [all outputs] -clock $clk name
                                                                        output signals
# Customize for block
#set output delay 52 [all_outputs] -clock $clk_name
#set output delay 0 next * -clock $clk name
                                                                        Set load cap values for all the output
# Set loading of outputs
```

ports

Step 3 & 4: Compile and Write Reports

• Ifsr1.tcl

```
# Compile
                                                                                   check for errors/warnings
check design
#uniquify
                                                                                   COMPILE!!
current design $top level
link
compile ultra
                                                                                   avoid using "tri" nets
                                                                                   generate outputs
                                                                                   (1) gate level netlist: *.nl.v
source -verbose "../common scri
set verilogout no tri TRUE
                                                                                   (2) timing information: *.syn.sdf/sdc
write -hierarchy -format verilog -output "${top level}.nl.v"
#write sdf -context verilog "${top level}.temp.sdf" <
write sdc "${top level}.syn.sdc" -version 1.7
                                                                                   (3) DC report: *.dc.rpt
write sdf "${top level}.syn.sdf"
# Generate report file
set maxpaths 20
set rpt file "${top level}.dc.rpt"
check design > $rpt file
report area >> ${rpt file}
                                                                                 clarify items that report after synthesis
report power -hier -analysis effort medium >> ${rpt file}
report design >> ${rpt file}
report cell >> ${rpt file}
report port -verbose >> ${rpt file}
report compile options >> ${rpt file}
report constraint -all violators -verbose >> ${rpt file}
report timing -path full -delay max -max paths $maxpaths -nworst 100 >> ${rpt file}
report timing -delay max -nworst 1 -max paths 10000 -path end -nosplit -unique -sort by slack > ${top level}.syn.critical regs
report timing -delay max -nworst 1 -max paths 10000 -path full -nosplit -unique -sort by slack > $(top level).syn.critical regs.full
report timing -delay max -nworst 1 -max paths 10000 -path end -nosplit -unique -sort by slack -to [all outputs] > ${top level}.syn.critical regs.output
report timing -delay max -nworst 1 -max paths 10000 -path end -nosplit -unique -sort by slack -to [all registers -data pins] > ${top level}.syn.critical regs.regs
report timing -delay min -nworst 1 -max paths 10000 -path short -nosplit -unique -sort by slack > ${top level}.syn.fast path
```

Run the compiler

- in /dc/lfsr1/
 - type `sh synth.sh` to run the script
- After a while, the compile process is complete, let's look at the output files.
 - gate-level netlist (*.nl.v)
 - design constraints (*.syn.sdc)
 - timing information (*.syn.sdf)
 - DC-generated report (*.rpt)
 - area
 - timing
 - power

Output file: lfsr1.nl.v

```
// Created by: Synopsys DC Ultra(TM) in wire load mode
// Version : 0-2018.06-SP5-1
// Date
          : Thu Oct 8 15:15:11 2020
module lfsr1 ( clk, resetn, seed, lfsr out );
  input [15:0] seed;
 output [15:0] lfsr out;
  input clk, resetn;
  wire N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, N17,
        N18, n50, n60, n70, n80, n90, n100, n110, n120, n130, n140, n150,
        n160, n170, n180;
 DFFQX1TS lfsr_out_reg_1_ ( .D(N4), .CK(clk), .Q(lfsr_out[1]) );
 DFFQX1TS lfsr_out_reg_2_ ( .D(N5), .CK(clk), .Q(lfsr_out[2]) );
 DFFQX1TS lfsr out reg 3 ( .D(N6), .CK(clk), .Q(lfsr out[3]) );
  DFFQX1TS lfsr_out_reg_4_ ( .D(N7), .CK(clk), .Q(lfsr_out[4]) );
 DFFQX1TS lfsr out reg 6 (.D(N9), .CK(clk), .Q(lfsr out[6]));
  DFFQX1TS lfsr_out_reg_7_ ( .D(N10), .CK(clk), .Q(lfsr_out[7]) );
 DFFQX1TS lfsr out reg 8 ( .D(N11), .CK(clk), .Q(lfsr out[8]) );
  DFFQX1TS lfsr_out_reg_9 ( .D(N12), .CK(clk), .Q(lfsr_out[9]) );
 DFFQX1TS lfsr out reg 10 ( .D(N13), .CK(clk), .Q(lfsr out[10]) );
 DFFQX1TS lfsr out reg 11 ( .D(N14), .CK(clk), .Q(lfsr out[11]) );
 DFFQX1TS lfsr_out_reg_13_ ( .D(N16), .CK(clk), .Q(lfsr_out[13]) );
  DFFQX1TS lfsr out reg 14 ( .D(N17), .CK(clk), .Q(lfsr out[14]) );
  DFFQX1TS lfsr out reg 15 (.D(N18), .CK(clk), .Q(lfsr out[15]));
  DFFQX1TS lfsr out reg 12 ( .D(N15), .CK(clk), .Q(lfsr out[12]) );
  DFFHQX4TS lfsr out reg \emptyset (.D(N3), .CK(clk), .Q(lfsr out[\emptyset]));
  DFFQX1TS lfsr out reg 5 ( .D(N8), .CK(clk), .Q(lfsr out[5]) );
```

Output file: lfsr1.syn.sdc

```
# Created by write sdc on Thu Oct 8 15:15:11 2020
set sdc version 1.7
set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_max_fanout 4 [current_design]
set max_area 0
set_driving_cell -lib_cell INVX1TS [get_ports clk]
set_driving_cell -lib_cell INVX1TS [get_ports resetn]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[15]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[14]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[13]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[12]}]
set driving cell -lib cell INVX1TS [get ports {seed[11]}]
set driving cell -lib cell INVX1TS [get ports {seed[10]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[9]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[8]}]
set driving cell -lib cell INVX1TS [get ports {seed[7]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[6]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[5]}]
set driving cell -lib cell INVX1TS [get ports {seed[4]}]
set driving cell -lib cell INVX1TS [get ports {seed[3]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[2]}]
set_driving_cell -lib_cell INVX1TS [get_ports {seed[1]}]
set driving cell -lib cell INVX1TS [get ports {seed[0]}]
set load -pin load 0.005 [get ports {lfsr out[15]}]
set_load -pin_load 0.005 [get_ports {lfsr_out[14]}]
set_load -pin_load 0.005 [get_ports {lfsr_out[13]}]
set_load -pin_load 0.005 [get_ports {lfsr_out[0]}]
```

An elaborate version of your constraints in lfsr1.tcl

Output file: lfsr1.dc.rpt (area)

```
**************
Report : area
Design : lfsr1
Version: 0-2018.06-SP5-1
Date : Thu Oct 8 15:15:11 2020
*************
Library(s) Used:
   scx3 cmos8rf lpvt tt 1p2v 25c (File:
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3 cmos8rf lpvt tt 1p2v 25c.db)
Number of ports:
                                        34
Number of nets:
                                        64
Number of cells:
Number of combinational cells:
                                        30
Number of sequential cells:
                                        16
Number of macros/black boxes:
Number of buf/inv:
                                        11
Number of references:
Combinational area:
                                246,240002
Buf/Inv area:
                                50.400002
Noncombinational area:
                                408.959991
Macro/Black Box area:
                                  0.000000
                          undefined (No wire load specified)
Net Interconnect area:
Total cell area:
                                 655, 199994
Total area:
                          undefined
```

BE AWARE: This is just area estimation from synthesis

(Doesn't have actual interconnect/floor plan)

Output file: Ifsr1.dc.rpt (timing)

```
*************
Report : timing
       -path full
       -delay max
       -nworst 100
       -max paths 20
Design: lfsr1
Version: 0-2018.06-SP5-1
Date : Thu Oct 8 15:15:11 2020
Operating Conditions: tt 1p2v 25c Library: scx3 cmos8rf lpvt tt 1p2v 25c
Wire Load Model Mode: top
 Startpoint: lfsr out reg 5
            (rising edge-triggered flip-flop clocked by clk)
 Endpoint: lfsr out reg 0
                                                                  Individual contribution to Path delay
          (rising edge-triggered flip-flop clocked by clk)
 Path Group: clk
 Path Type: max
                                                                  Path delay
 Point
                                      Incr
                                                Path
 clock clk (rise edge)
                                                0.00
                                      0.00
 clock network delay (ideal)
                                                0.00
                                      0.00
 lfsr out reg 5 /CK (DFFQX1TS)
                                      0.00
                                                0.00 r
 lfsr out reg 5 /Q (DFFQX1TS)
                                      0.74
                                                0.74 f
 U50/Y (XOR2X1TS)
                                                1.00 r
                                      0.26
 U51/Y (XOR2X1TS)
                                      0.28
                                                1.28 f
                                                1.73 f
 U52/Y (A022X1TS)
                                      0.45
 lfsr out reg 0 /D (DFFHQX4TS)
                                      0.00
                                                1.73 f
 data arrival time
                                                1.73
 clock clk (rise edge)
                                      2.00
                                                2.00
                                                            data required time = 1.74 = T_{CLK}-(DFF setup time)
 clock network delay (ideal)
                                                2.00
                                      0.00
 lfsr_out_reg_0_/CK (DFFHQX4TS)
                                      0.00
                                                2.00 r
                                                            1.73ns=actual path delay
 library setup time
                                      -0.26
                                                1.74
 data required time
                                                1.74
 data required time
                                                1.74
                                                -1.73
 data arrival time
                                                             Slack: Negative indicates constraints violation
                                                0.01
 slack (MET)
                                                             make sure it MFT!
```

Output file: lfsr1.dc.rpt (power)

```
*************
Report : power
       -hier
       -analysis effort medium
Design : lfsr1
Version: 0-2018.06-SP5-1
Date : Thu Oct 8 15:15:11 2020
************
Library(s) Used:
   scx3 cmos8rf lpvt tt 1p2v 25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3 cmos8rf lpvt tt 1p2v 25c.db)
Operating Conditions: tt 1p2v 25c Library: scx3 cmos8rf lpvt tt 1p2v 25c
Wire Load Model Mode: top
Global Operating Voltage = 1.2
Power-specific unit information :
   Voltage Units = 1V
   Capacitance Units = 1.000000pf
   Time Units = 1ns
   Dynamic Power Units = 1mW
                              (derived from V,C,T units)
   Leakage Power Units = 1pW
                                   Switch Int
                                                    Leak
                                                            Total
Hierarchy
                                   Power
                                            Power
                                                    Power
                                                            Power
```

This is just power estimation from synthesis for NOMINAL VDD (1.2V) There is no information about the inputs, so it may not be accurate

Ways to study

- If you do not understand what a command is doing...
 - dc_shell>man xxx (e.g. man set_input_delay)
 - check user manual
 - search on google
- Good luck!