


CSEE 4823 Lab#4

Xiaofu Pei 16th October, 2020

Topics covered in lab sessions

- Lab#1: Design flow & Matlab[®]
- Lab#2: Verilog HDL / ModelSim®
- Lab#3: Synthesis / Design Compiler[®]
- Lab#4: Timing and power analysis / PrimeTime[®]
- Lab#5: Memory Compiler®

Semi-Custom Flow




After synthesis, what to do next?

- Post-synthesis dynamic timing verification
 - CAD tool: QuestaSim
 - Back-annotation
 - Compare with RTL-level verification, what's the difference?

- Post-synthesis static timing and power verification
 - CAD tool: Primetime
 - What you get:
 - the worst-case delay path
 - power consumption with detailed switching activities
 - setup/hold time violations

1 - ModelSim Simulation with Back Annotation

 copy qsim_dc folder to your local space /courses/ee6321/share/4823-fall2020/qsim_dc/ check your file structure



1 - ModelSim Simulation with Back Annotation

/qsim/lfsr1/runsim.do

```
vlib work
vmap work work


# Include Netlist and Testbench
vlog +acc -incr ../../rtl/lfsrl/lfsrl.v
vlog +acc -incr test_lfsr.v

# Run Simulator
vsim -voptargs=+acc -t ps -lib work testbench
do waveformat.do
run -all
```

/qsim_dc/lfsr1/runsim.do

- For simple verification, you can share same testbench file.
- Please run ModelSim and check the waveform.
- See the transcript for any timing violations

What's New in Waveform



 If you cannot observe delay, try to change time unit to ps

Switching Activity from Modelsim Simulation

```
initial begin
                                                      //finishing this testbench
   //File IO
                                                      $fclose(qsim out file);
   qsim out file = $fopen(`QSIM OUT FN, "w");
                                                      $fclose(matlab out file);
      (!qsim out file)
      $display("Couldn't create the output file.");
                                                      $dumpall:
      $finish:
                                                      $dumpflush
   end
   matlab_out_file = $fopen(`MATLAB_OUT_FN,"r");
                                                      $finish:
   if (!matlab out file)
      $display("Couldn't open the Matlab file.");
      $finish;
   end
                                                             Modify the testbench
   $dumpfile("./lfsr1.vcd");
                                                             Create the vcd file
   $dumpvars(0,testbench.lfsr 0);
```

- Look up the usage of \$dumpvars command
- .vcd file contains the switching activity for the inputs provided
- .vcd file will be used to obtain an estimate of power using pt
- To obtain realistic estimate of power given proper inputs
- You should find Ifsr1.vcd generated after you run run.sh

2 - Post-synthesis static timing/power verification

- Copy pt (Primetime) folder to your local space /courses/ee6321/share/4823-fall2020/pt/
- Main files
 - Ifsr1.tcl (CAD tool script)
 - timing.tcl (define timing)
 - run_sta.sh (script to run pt)
 - lfsr1_pt.rpt (report file)
 - Ifsr1.log (log file for pt, contains instructions and results)
 - Nuke.sh (delete all files generated by pt, run it before you run pt)
- Go back to compile phase if any violations occurs
- Check power, timing

Ifsr1.tcl (1)

```
## Global
13 set sh_enable_page_mode true
                                       Set Environment Variables
  set power_enable_analysis true
15
16 ## Setting files/paths
17 set verilog_files {../../dc/lfsr1/lfsr1.nl.v}
                                                       Set Library and Design
18 set my_toplevel lfsr1
19 set search_path ". /courses/ee6321/share/ibm13rflpvt/synopsys/"
  set link_path "* scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
21
22 ## Read design
23 read_db "scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
   read_verilog $verilog_files
   link_design -keep_sub_designs $my_toplevel
26
27 ## Timing Constraints
                            Timing Constraint Format is same as that in DC
28 source ./timing.tcl
```

.db File in Post-synthesis Verification

- The .db file is compiled version of .lib file
- Look at .lib file to get a sense of the kind of information present in .db file
- /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cm os8rf_lpvt_tt_1p2v_25c.lib
- Contains:
 - Units that will be used by the tool for time, voltage, etc.
 - The operating conditions
 - Models for timing and power of the standard cells
- The unit for area is um² for the technology libraries we are using

Ifsr1.tcl (2)

```
32 ## Run STA
34 set rpt_file "./lfsr1_pt.rpt"
35 check_timing
36 report_design >> ${rpt_file}
37 report_reference >> ${rpt_file}
38 report_constraint >> ${rpt_file}
39 report_constraint -all_violators -significant_digits 4 >> ${rpt_file}
40 report_timing -significant_digits 4 -delay_type min_max >> ${rpt_file}
                                                                     Mention delay type
41
42 ## Power analysis
43 set power_analysis_mode "time_based"
44 read_vcd "../../qsim_dc/lfsr1/lfsr1.vcd" -strip_path "testbench/lfsr_0" Read the vcd file
45 report_switching_activity >> ${rpt_file}
46 report_switching_activity -list_not_annotated >> ${rpt_file}
47 update_power
                                 Update power estimates
48 report_power >> ${rpt_file}
49 report_power -hierarchy >> ${rpt_file}
                                           Report power
50
51 write_sdf -context verilog "./lfsr1.sdf"
52
53 # Exiting primetime
54 auit
```

- Use man command in pt_shell to understand usage of commands
- Or type "primetime" in command line to open up the tool's gui, then look at help

timing.tcl

```
2 ## Timing setup for logic synthesis
3 ## The unit for time is ns as defined in the IBM delay-power library
4 ## The unit for wireload is pF as defined in the IBM delay-power library
 5 ## MS 2015
  You should make sure that the
8 # Setting variables
9 set clk_period 10
                                      clock cycle here is the same as
10 set clk_uncertainty 0
11 set clk_transition 0.010
                                      the verilog testbench where you
12 set typical_input_delay 0.05
13 set typical_output_delay 0.05
                                      generate the .vcd file!!
14 set typical_wire_load 0.005
15
16 #Create real clock if clock port is found
17 if {[sizeof_collection [get_ports clk]] > 0} {
18 set clk_name "clk"
19
   set clk_port "clk"
   create_clock -name $clk_name -period $clk_period [get_ports $clk_port]
    set_drive 0 [get_clocks $clk_name]
22 }
23
24 #Set clock uncertainty
25 set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
26 set_clock_transition $clk_transition [get_clocks $clk_name]
27
28 # Set input and output delays
29 set_driving_cell -lib_cell INVX1TS [all_inputs]
30 set_input_delay $typical_input_delay [all_inputs] -clock $clk_name
31 remove_input_delay -clock $clk_name [find port $clk_port]
32 set_output_delay $typical_output_delay [all_outputs] -clock $clk_name
33
34 # Set loading of outputs
35 set_load 0.005 [all_outputs]
```

Report File: Ifsr1_pt.rpt (1)

Min path

```
Report : timing
      -path type full
      -delay type min max
      -max paths 1
     -sort by slack
Design : lfsr1
Version: P-2019.03-SP2
Date : Thu Oct 15 21:40:06 2020
Startpoint: lfsr out req 0
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lfsr out[0]
              (output port clocked by clk)
  Path Group: clk
  Path Type: min
  Point
                                                      Incr Path
 clock clk (rise edge)
                                                    0.0000
                                                               0.0000
 clock network delay (ideal)
                                                    0.0000
                                                              0.0000
 lfsr out req 0 /CK (DFFHQX4TS)
                                                    0.0000 0.0000 r
 lfsr out reg 0 /Q (DFFHQX4TS)
                                                    0.2738 0.2738 r
 lfsr out[0] (out)
                                                              0.2738 r
                                                    0.0000
  data arrival time
                                                               0.2738
                                                    0.0000
                                                               0.0000
  clock clk (rise edge)
  clock network delay (ideal)
                                                    0.0000
                                                              0.0000
  clock reconvergence pessimism
                                                    0.0000
                                                              0.0000
                                                    -0.0500
  output external delay
                                                              -0.0500
  data required time
                                                              -0.0500
 data required time
                                                              -0.0500
  data arrival time
                                                              -0.2738
 slack (MET)
                                                               0.3238
```

Report File: Ifsr1_pt.rpt (2)

Max path

Startpoint: lfsr_out_reg_5_

(rising edge-triggered flip-flop clocked by clk)

Endpoint: lfsr_out_reg_0_

(rising edge-triggered flip-flop clocked by clk)

Path Group: clk Path Type: max

Point	Incr	Path	
clock clk (rise edge)	0.0000	0.0000	
clock network delay (ideal)	0.0000	0.0000	
lfsr out reg 5 /CK (DFFQX1TS)	0.0000	0.0000	r
lfsr out reg 5 /Q (DFFQX1TS)	0.7417	0.7417	f
U50/Y (XOR2X1TS)	0.2572	0.9988	r
U51/Y (XOR2X1TS)	0.2823	1.2811	f
U52/Y (A022X1TS)	0.4487	1.7298	f
lfsr out reg 0 /D (DFFHQX4TS)	0.0000	1.7298	f
data arrival time		1.7298	
clock clk (rise edge)	10.0000	10.0000	
clock network delay (ideal)	0.0000	10.0000	
clock reconvergence pessimism	0.0000	10.0000	
<pre>lfsr_out_reg_0_/CK (DFFHQX4TS)</pre>		10.0000	r
library setup time	-0.2619	9.7381	
data required time		9.7381	
data required time		9.7381	
data arrival time		-1.7298	
slack (MET)		8.0083	

Report File: Ifsr1_pt.rpt (3)

Power

```
Report : Time Based Power
Design : lfsr1
Version: P-2019.03-SP2
Date : Thu Oct 15 21:40:06 2020
Attributes
     i - Including register clock pin internal power
     u - User defined power group
                    Internal Switching Leakage
                                               Total
Power Group
clock network
                  3.973e-05 0.0000 0.0000 3.973e-05 (63.16%) i
                 1.323e-05 3.830e-06 5.856e-10 1.706e-05 (27.12%)
register
combinational
                  5.048e-06 1.068e-06 2.489e-10 6.117e-06 ( 9.72%)
sequential
                    0.0000
                            0.0000
                                     0.0000 0.0000 ( 0.00%)
                     0.0000 0.0000 0.0000 0.0000 (0.00%)
memory
                     0.0000 0.0000 0.0000 0.0000 (0.00%)
io pad
                     0.0000 0.0000 0.0000 0.0000 (0.00%)
black box
 Net Switching Power = 4.898e-06 ( 7.79\%)
 Cell Internal Power = 5.801e-05 (92.21%)
 Cell Leakage Power = 8.345e-10 ( 0.00\%)
Total Power = 6.290e-05 (100.00%)
X Transition Power = 0.0000
Glitching Power = 0.0000
Peak Power
                 = 4.143e-03
Peak Time
                  = 865.000
```

- Internal power: Power consumed to switch parasitic caps (major portion) + short-circuit power (typically very small)
- Switching power: Power used for switching gate cap

Summary of 4 lab sessions

