



通道1模拟前端




输入阻抗50欧姆
输入:±1V
输出:±1.15V(Vo+-Vo-)

通道2模拟前端







输入阻抗50欧姆
输入:±1V
输出:±1.15V(Vo+-Vo-)


ADS5553核心













Title		
Size	Number	Revision
A4		
Date:	2019.06.21	Sheet of
File:	D:\MyData\...\ADS5553.SchDoc	Drawn By:






Title		
Size	Number	Revision
A4		
Date:	2019.06.21	Sheet of
File:	D:\MyData\...\DAC5672.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	2019.06.21	Sheet of
File:	D:\MyData\...\FPGA.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2019.06.21	Sheet of
File:	D:\MyData\...\Power.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2019.06.21	Sheet of
File:	D:\MyData\...\TLV3501.SchDoc	Drawn By:

