


- ① (a) Identify the name of a 2 input logic gate which produce an output '1' only when the inputs are different.

Ans: XOR

- (b) logical expression

Ans:  $f = \bar{a}b + a\bar{b}$

- (c) Draw the transmission gate




QB

- ③ Use concept of bubble pushing - Draw CMOS structure of


$$g = (a+b)(c+d)(e+f)$$

Ans: Step-1: Draw logic diagram




Bubble at the output is pushed to corresponding inputs.

First transformation:




Second Transformation:



$$\therefore g = \bar{a}\bar{b} + \bar{c}\bar{d} + \bar{e}\bar{f}$$

- PFET path of the CMOS circuit can be obtained directly from the equation.

CMOS circuit:



QB

- ④ (a) logic gate 3 input - produce output 0 when of the input is 1.

Ans: NOR 3

- (b) logical expression.

Ans:  $f = \overline{x+y+z}$

- (c) No. of transistors for CMOS

Ans: 6

3 → nFETs


3 → pFETs

$$\begin{aligned}
 f &= \overline{x+y+z} \\
 &= (\overline{x+y+z}) \cdot 1 + (x+y+z) \cdot 0 \\
 &= (\overline{x} \overline{y} \overline{z}) \cdot 1 + (x+y+z) \cdot 0
 \end{aligned}$$

PFET
mFET

complement  
↑


(d) cmos circuit




## ③ Layout and stick diagram of NAND3.

Ans:  $f = \overline{abc}$ 


cmos circuit:



layout:




Stick Diagram:



4


(a) Draw the logic diagram of logic circuit.

Ans:




$$f = \overline{(x+y)(z+w)}$$

(b) CMOS Equivalent circuit




(c) layout:

CMOS horizontal:







Layout :



① (a) layout of Series connected FET;




i) creation of transistor




ii) Define PFET location  $\Rightarrow$  Here, no PFETs.


iii) create contacts




iv) Surround contacts with metal



Layout of parallel connected FETs:




i) creation of transistors



ii) Define pFET location  $\Rightarrow$  Here, no pFET.


iii) create contacts and iv) Surround contacts with metal






⑥ Layout of  $f = a + bc$

Ans: Horizontal CMOS:



Layout:



Short Answer Questions:

Unit-1 QB

① Draw VLSI design Hierarchy.

Ans:

System Specifications  $\Rightarrow$  Initial concept




Abstract - high level model  $\Rightarrow$  System design and verification  
VHDL, Verilog HDL



Logic Synthesis  $\Rightarrow$  Logic design and verification



circuit design  $\Rightarrow$  CMOS design and verification



④ Ans: Given

$$T_{ox} = 10 \text{ nm}$$

$$\mu_n = 540 \text{ cm}^2/\text{V-sec}$$

$$W/L = 4$$

$$\begin{aligned} \text{oxide capacitance } (C_{ox}) &= \frac{\epsilon_{ox}}{T_{ox}} \\ &= \frac{3.9 \times \epsilon_0}{10 \text{ nm}} = \frac{3.9 \times 8.85 \times 10^{-14} \text{ F/cm}^2}{10 \times 10^{-7} \text{ cm}} \\ &= 3.45 \times 10^{-7} \text{ F/cm}^2 \end{aligned}$$

$$\begin{aligned} \text{Process Transconductance } (K_n') &= \mu_n \cdot C_{ox} \\ &= 540 \text{ cm}^2/\text{V-sec} \cdot 3.45 \times 10^{-7} \text{ F/cm}^2 \\ &= 186.3 \text{ } \mu\text{Amp}/\text{V}^2 \end{aligned}$$

$$\begin{aligned} \text{device Transconductance } (\beta) &= K_n' (W/L) \\ &= 186.3 \times 4 \\ &= 745.2 \text{ } \mu\text{Amp}/\text{V}^2 \end{aligned}$$

Unit 2

⑤ Rules for Stick diagram:

- i) A red line crossing a green line creates a transistor
- ii) Red over green inside a yellow border creates a pFET
- iii) Red may cross blue
- iv) Blue may cross red or green
- v) Transistor contacts must be placed from blue to green

④ Layout of non-inverting buffer:

