abunit-1 LA9 " Assignment-I (1) (a) Identity the name of a 2 input logic gate which produce an output i' only when the inputs are different.


Ans: XOR

OB

(b) logical expression


Ans:  $f = \overline{ab} + a\overline{b}$ 

ce) Draw the transmission gate




3) Use concept of bubble pushing - Draw comos structure of 9= (a+b)(c+d)(e+f)

Ans: Step-1: Draw logic diagram




Bubble at the output is pushed to corresponding inputs.

# First transformation: pot jugar & a 10 some




## Second Transformation;



- PFET path of the emos circuit can be obtained directly from the equation.

emos circuit:



(a) logic gate 3 input - Produce output 0 when of the input is 1.

AMS: NOR3

(b) logical expression.

Ans: f= 74+4+3

(c) Noiof transistors for emos

Ans: 6

3 → nFETs


3 -> PFETS A MONT

$$f = \overline{x + y + 3}$$

$$= (\overline{x + y + 3}) \cdot 4 + (x + y + 3) \cdot 0$$

$$= (\overline{x + y + 3}) \cdot 1 + (x + y + 3) \cdot 0$$


$$pret \qquad mret$$




Unit-2 LAG

3 layout and stick diagram of NAND3.


Ans: f = abc




Stick Diagram:




Scanned with CamScanner








### (b) cmos Eauvalent circuit




## (c) layout:









Scanned with CamScanner

= Silicon logic design and Physical design verification -> Mass production, testing Manufacturing and packaging Finished VLSI chip > Marketing (4) Ans: Given Tox = 10mm Un= 640 cm²/V-sec W/L = 4 oxide capacitance  $(c_{ox}) = \frac{c_{ox}}{T_{ox}}$  $= \frac{3.9 \times 60}{10 \text{ nm}} = \frac{3.9 \times 8.85 \times 10^{-14} \text{ F/cm}^2}{10 \times 10^{-7} \text{ cm}}$ = 3.45 × 10 7 F/cm2 Process Transconductance (Kn') = Un. Cox = 540 cm²/v-sec . 3.45x10 7 F/cm² = 186.3 MAmp/V2 Device Transconductance (B) = kn (W/L) moderno is not trans =186.3 × 4 = 745:2 MAMP/V7 Unit 2 type and under of mail and in 12 most 2 MA (5) Rules for Stick diagram: i) A red line crossing a green line creates a transistor

- ii) Red over green inside a yellow border creates a PFET
- iii) Red may cross blue
- iv) Blue may cross red or green
  - v) Transistor contacts must be placed from blue to green

