


- ① (a) Identify the name of a 2 input logic gate which produce an output '1' only when the inputs are different.

Ans: XOR

- (b) logical expression

Ans: $f = \bar{a}b + a\bar{b}$


- (c) Draw the transmission gate




- QB
③ Use concept of bubble pushing - Draw CMOS structure of

$$g = \overline{(a+b)(c+d)(e+f)}$$

Ans: Step-1: Draw logic diagram





QB

- ④ (a) logic gate 3 input - produce output 0 when of the input is 1.

Ans: NOR 3

- (b) logical expression.

Ans: $f = \overline{x+y+z}$

- (c) No. of transistors for CMOS

Ans: 6

3 → nFETs

3 → pFETs


$$\begin{aligned}
 f &= \overline{x+y+z} \\
 &= (\overline{x+y+z}) \cdot 1 + (x+y+z) \cdot 0 \\
 &= (\overline{x} \overline{y} \overline{z}) \cdot 1 + (x+y+z) \cdot 0
 \end{aligned}$$

PFET
mFET


③ Layout and stick diagram of NAND3.

Ans: $f = \overline{abc}$


cmos circuit :




layout:




Stick Diagram:




Layout :



① (a) layout of Series connected FET;




i) creation of transistor




ii) Define PFET location \Rightarrow Here, no PFETs.

iii) create contacts




⑥ Layout of $f = a + bc$

Ans: Horizontal CMOS:



Layout:



Short Answer Questions:

Unit-1 QB

① Draw VLSI design Hierarchy.

Ans:

System Specifications \Rightarrow Initial concept



Abstract - high level model \Rightarrow System design and verification
VHDL, Verilog HDL



Logic Synthesis \Rightarrow Logic design and verification



circuit design \Rightarrow CMOS design and verification

④ Layout of non-inverting buffer:

