


4


(a) Draw the logic diagram of logic circuit.

Ans:




$$f = \overline{(x+y)(z+w)}$$

(b) CMOS Equivalent circuit




(c) layout:

CMOS horizontal:




(d) cmos circuit




Bubble at the output is pushed to corresponding inputs.

First transformation:




Second Transformation:



$$g = \bar{a}\bar{b} + \bar{c}\bar{d} + \bar{e}\bar{f}$$

- PFET path of the CMOS circuit can be obtained directly from the equation.

CMOS circuit:



④ Ans: Given

$$T_{ox} = 10 \text{ nm}$$

$$\mu_n = 540 \text{ cm}^2/\text{V-sec}$$

$$W/L = 4$$

$$\begin{aligned} \text{oxide capacitance } (C_{ox}) &= \frac{\epsilon_{ox}}{T_{ox}} \\ &= \frac{3.9 \times \epsilon_0}{10 \text{ nm}} = \frac{3.9 \times 8.85 \times 10^{-14} \text{ F/cm}^2}{10 \times 10^{-7} \text{ cm}} \\ &= 3.45 \times 10^{-7} \text{ F/cm}^2 \end{aligned}$$

$$\begin{aligned} \text{Process Transconductance } (K_n') &= \mu_n \cdot C_{ox} \\ &= 540 \text{ cm}^2/\text{V-sec} \cdot 3.45 \times 10^{-7} \text{ F/cm}^2 \\ &= 186.3 \text{ } \mu\text{Amp}/\text{V}^2 \end{aligned}$$


$$\begin{aligned} \text{device Transconductance } (\beta) &= K_n' (W/L) \\ &= 186.3 \times 4 \\ &= 745.2 \text{ } \mu\text{Amp}/\text{V}^2 \end{aligned}$$

Unit 2


⑤ Rules for Stick diagram:

- i) A red line crossing a green line creates a transistor
- ii) Red over green inside a yellow border creates a pFET
- iii) Red may cross blue
- iv) Blue may cross red or green
- v) Transistor contacts must be placed from blue to green


iv) Surround contacts with metal



Layout of parallel connected FETs:



i) creation of transistors



ii) Define pFET location \Rightarrow Here, no pFET.

iii) create contacts and iv) Surround contacts with metal

