```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
                                   0 - M = M
 100 ps 🕏 🖺 🖺 🖺 📆 🥵 🛙 📆
                                                          ← 🐃 📑
 ColumnLayout Default
                                                                1 G 4 H 31 D
 I O TAO [] ALL #
 C:/Users/DELL/3D Objects/verilog/Seq_detector.v (/tb_sequence_detector/uut) - Default *
 Ln#
      module sequence_detector(
  1
  2
            input clk,
                        // Clock signal
  3
                            // Input binary stream
            input x,
  4
            output reg y
                            // Output becomes 1 when sequence 010 is detected
  5
       -);
  6
            reg [1:0] state, next_state; // Two-bit state register
  7
            parameter S0 = 2'b00, // Idle state
  8
                     S1 = 2'b01, // State after detecting 0
  9
                     S2 = 2'bl0; // State after detecting 01
 10
            // Sequential logic to move between states based on the input
 11
      always @(posedge clk) begin
                state <= next_state; end // Transition to next state on clock edge
 12
 13
            // Combinational logic to determine the next state and output
 14
           always @(*) begin
      百
 15
               case (state)
 16
                   S0: begin
 17
                       if (x == 1'b0) next state = S1; // Detected first 0
 18
                       else next state = S0; // Remain in S0 for 1
                       y = 1'b0; // No sequence detected yet
 19
 20
                    end
 21
      B
                    S1: begin
 22
                       if (x == 1'bl) next_state = S2; // Detected 01
 23
                       else next state = S1; // Remain in S1 for 0
 24
                       y = 1'b0; // No sequence detected yet
 25
                   end
 26
                   S2: begin
 27
                       if (x == 1'b0) begin
 28
                           next state = S1; // Detected 010, return to S1
 29
                           y = 1'bl; // Sequence 010 detected, set output to 1
 30
                       end
 31
                       else next_state = S0; // Return to S0 for 1
 32
                   end
      白
 33
                    default: begin
                       next_state = S0; // Default to idle state
 34
 35
                       y = 1'b0;
 36
                    end
 37
                endcase
 38
            end
 39
        endmodule
```

```
ModelSim - INTEL FPGA STARTER EDITION 2020.1
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
 图 · 🚅 🗐 🦈 ቆ | ¾ 🐿 🛍 ♡ C | ○ · 🚜 監 💌
                                                                        100 ps 🛊 🖺 🖺 🖼 🌋 🚳
                                                                   王
 ColumnLayout Default
                                          W
                                         R G 4 11 31 100
                                                                  I O TO TO ALL
 C:/Users/DELL/3D Objects/verilog/tb_seq_detector.v (/tb_sequence_detector) - Default
 Ln#
  1
      module tb sequence detector;
  2
            reg clk, x;
  3
            wire y;
  5
            // Instantiate the sequence detector module
            sequence detector uut (
  7
                .clk(clk),
  8
                .x(x),
  9
                · y (y)
 10
            );
 11
            // Clock generation
 12
 13
           always #5 clk = ~clk; // 10 time unit clock period
 14
 15
            // Stimulus generation
 16
            initial begin
                $monitor("Time = \$0d, x = \$b, y = \$b", $time, x, y);
 17
 18
                // Initialize all signals
 19
                clk = 0;
 20
                x = 0;
 21
 22
                // Provide the sequence to detect
 23
                // Example sequence: 1100101010 (detects 010 twice)
 24
                #10 x = 1;
 25
                #10 x = 1;
                #10 x = 0;
 26
 27
                #10 x = 0;
 28
                #10 x = 1;
 29
                #10 x = 0; // y should go high here (sequence 010 detected)
 30
                #10 x = 1;
 31
                #10 x = 0; // y should go high again (sequence 010 detected)
 32
                #10 x = 1;
 33
 34
                // Finish the simulation
 35
                #20 Sfinish;
 36
            end
 37
        endmodule
 38
```

