ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help ■ - □ ■ □ □ ■ | X ■ ■ □ □ | ○ - AA = M 100 ps 💠 🖺 🖺 🖺 🌋 🥵 1 ColumnLayout Default I O NO [] ALL C:/Users/DELL/3D Objects/verilog/decoder2\_4.v (/decoder\_2to4\_tb/uut) - Default : Ln# module decoder\_2to4(in,out); 1 2 input [1:0] in; // 2-bit input output wire [3:0] out; // 4-bit output 3 4 assign out = (in == 2'b00) ? 4'b0001 : // When in = 00, out = 0001 5 (in == 2'b01) ? 4'b0010 : // When in = 01, out = 0010 (in == 2'b10) ? 4'b0100 : // When in = 10, out = 0100 (in == 2'b11) ? 4'b1000 : // When in = 11, out = 1000 6 7 8 9 4'b00000; // Default value 10 11 - endmodule 12

ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help ■ - □ □ □ □ □ - M = M 100 ps 🕏 🖺 🖺 🖺 🌉 🥨 🥦 🐠 G 1 ← → | IF ColumnLayout Default I O DO TO ALL C:/Users/DELL/3D Objects/verilog/tb\_decoder.v (/decoder\_2to4\_tb) - Default = Ln# module decoder\_2to4\_tb; 1 2 3 // Testbench signals // 2-bit input for testbench 4 reg [1:0] in; 5 wire [3:0] out; // 4-bit output for testbench // Instantiate the 2-to-4 Decoder decoder 2to4 uut ( 9 .in(in), 10 .out (out) 11 -); 12 13 // Test sequence initial begin 14 Smonitor ("At time %t: in = %b, out = %b", Stime, in, out); 15 // Initialize inputs and apply test cases 16 #10 in = 2'b00; // Test case 1: in = 00 17 #10 in = 2'b01; // Test case 2: in = 01 18 #10 in = 2'bl0; // Test case 3: in = 10 19 #10 in = 2'bll; // Test case 4: in = 11 20 21 #10 Sfinish; 22 end L endmodule 23 24

