ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help 100 ps 🗣 🖺 🖺 🖺 🌋 🥵 王丰 ColumnLayout Default W. I O TAO [] ALL C:/Users/DELL/3D Objects/verilog/comparator.v (/comparator_1bit_tb/uut) - Default Ln# 1 module comparator_lbit(a,b,lt,gt,eq); // Input a 2 input a; // Input b 3 input b; // Less than output (a < b) output 1t; // Greater than output (a > b) 5 output gt; // Equal output (a == b) output eq; 8 assign lt = (a < b); // a less than b 9 assign gt = (a > b); // a greater than b // a equal to b 10 assign eq = (a == b); 11 endmodule 12 13

ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help ■ - □ □ □ □ □ □ □ - AA E M X« »X 🖹 🕺 G 🛊 🖛 📦 📑 100 ps 🛊 🖺 🖺 🖺 🌋 😩 🔞 🧐 ColumnLayout Default I O NO [] ALL C:/Users/DELL/3D Objects/verilog/tb_comparator.v (/comparator_1bit_tb) - Default Ln# module comparator_lbit_tb; 1 3 // Testbench signals reg a; // Testbench input a 5 reg b; // Testbench input b 6 wire lt; // Testbench output: a less than b wire gt; // Testbench output: a greater than b wire eq; // Testbench output: a equal to b 8 9 10 // Instantiate the 1-bit comparator 11 comparator_lbit uut (12 .a(a), 13 .b(b), 14 .lt(lt), 15 .gt(gt), 16 .eq(eq) 17 -); 18 // Test sequence 19 20 initial begin \$monitor("At time %t: a = %b, b = %b, lt = %b, gt = %b, eq = %b", \$time, a, b, lt, gt, eq); 21 22 // Initialize inputs and apply test cases #10 a = 0; b = 0; // Test case 1: a = 0, b = 0 23 #10 a = 0; b = 1; // Test case 2: a = 0, b = 1 24 #10 a = 1; b = 0; // Test case 3: a = 1, b = 0 25 #10 a = 1; b = 1; // Test case 4: a = 1, b = 1 26 27 #10 Sfinish; 28 end 29 endmodule 30

