

ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help 100 ps 🕏 🖺 🖺 🖺 🌋 🦚 🛙 1 ColumnLayout Default I O IO [] ALL 🧨 C:/Users/DELL/3D Objects/verilog/testbench_and_gate.v (/and_gate_tb) - Default = Ln# 1 module and gate tb; 3 // Testbench signals 4 1 reg a; // Testbench input a 5 // Testbench input b reg b; // Testbench output y 6 wire y; 7 8 // Instantiate the AND gate 9 and gate uut (10 .a(a), 11 .b(b), 12 · y (y) 13 -); 14 15 // Test sequence 16 initial 17 D begin 18 \$monitor("At time %t: a = %b, b = %b, y = %b", \$time, a, b, y); 19 // Initialize inputs 20 #10 a = 0; b = 0; // Test case 1: a = 0, b = 0 #10 a = 0; b = 1; // Test case 2: a = 0, b = 1 21 #10 a = 1; b = 0; // Test case 3: a = 1, b = 0 22 #10 a = 1; b = 1; // Test case 4: a = 1, b = 1 23 24 #10 \$finish; 25 - end 26 endmodule 27

