

ModelSim - INTEL FPGA STARTER EDITION 2020.1 File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help O - M = M 100 ps 🛊 🗓 🖺 🖺 🌋 🥵 🛙 🖫 1 ColumnLayout AllColumns W * G \$ 11 31 B I O NO II ALL C:/Users/DELL/3D Objects/verilog/tb_or.v (/or_gate_tb) - Default : Ln# 1 module or gate tb; 2 3 // Testbench signals 4 1 // Testbench input a 5 // Testbench input b reg b; // Testbench output y 6 wire y; 8 // Instantiate the OR gate 9 or gate uut (10 .a(a), 11 .b(b), 12 . y (y) 13 -); 14 15 // Test sequence initial begin 16 17 \$monitor("At time %t: a = %b, b = %b, y = %b", \$time, a, b, y); 18 // Initialize inputs 19 #10 a = 0; b = 0; // Test case 1: a = 0, b = 0 20 #10 a = 0; b = 1; // Test case 2: a = 0, b = 1 #10 a = 1; b = 0; // Test case 3: a = 1, b = 0 21 22 #10 a= 1; b = 1; // Test case 4: a = 1, b = 1 23 #10 Sfinish; 24 - end 25 - endmodule 26

