

File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help X« »X 🖹 🔏 100 ps 🕏 🖺 🖺 🖺 🌋 🧶 📳 🐒 🐠 Po ↑ ← 🐃 📑 ColumnLayout Default I O DO I ALL C:/Users/DELL/3D Objects/verilog/tb\_mux2\_1,v (/mux\_2x1\_tb) - Default 2 In# 1 module mux 2x1 tb; 2 // Testbench signals 3 reg a; // Testbench input 0 // Testbench input 1 5 rea b; // Testbench select signal 6 reg sel; wire y; // Testbench output 8 9 // Instantiate the 2x1 MUX 10 mux 2x1 uut ( 11 .a(a), .b(b), 12 13 .sel(sel), 14 · y (y) 15 16 17 // Test sequence initial begin 18 monitor("At time %t: a = %b, b = %b, sel = %b, y = %b", stime, a, b, sel, y); 19 20 // Initialize inputs and apply test cases 21 #10 a = 0; b = 0; sel = 0; // Test case 1: sel = 0, choose a = 0 // Test case 2: sel = 0, choose a = 0 22 #10 a = 0; b = 1; sel = 0; // Test case 3: sel = 0, choose a = 1 23 #10 a = 1; b = 0; sel = 0; #10 a = 1; b = 1; sel = 0; // Test case 4: sel = 0, choose a = 1 24 25 #10 a = 0; b = 0; sel = 1; // Test case 5: sel = 1, choose b = 0 26 #10 a = 0; b = 1; sel = 1; // Test case 6: sel = 1, choose b = 1 #10 a = 1; b = 0; sel = 1; // Test case 7: sel = 1, choose b = 0
#10 a = 1; b = 1; sel = 1; // Test case 8: sel = 1, choose b = 1 27 28 29 #10 Sfinish; end 30 endmodule 31 32

ModelSim - INTEL FPGA STARTER EDITION 2020.1

