SCHOOL OF ELECTRONICS ENGINEERING

KALINGA INSTITUTE OF INDUSTRIAL TECHNOLOGY (KIIT)



VLSI LABORATORY REPORT

(EC-3095)

Submitted By

Name: Debagnik Kar

Roll No: 1804373

Section: ETC - 06

Semester: 6 TH SEM


Enferiment No-8

Aum: - Simulation of GMOS Inverter and Design & Simulation of CMOS NAND, NOR and XOR gates in TINA-TI Software.

Software used: - TINA-TI

Theory : -


transistor connected at the derain and gate terminals, a Supply voltage VDD at the PMOS Source terminal & a ground connected at the NMOS source terminal, where Vin is connected to the drain terminal.



CMOS inverter configuration is called complementary MOS. For high input, the NMOS

pransistor fulls down the outfut node while the PMOS teransistor acts as the load, and for low input the PMOS teransistor fulls up the outfut mode while the NMOS transistor acts as the load.

transistors between y and ground and two farallel transistors between y and ground and two farallel transistors between y k VDD. If either of the top lower transistors saturates outfut will go high (1). If both lower transistors saturate outfut will go low (0).



Touth table of NAND gate

A	B		4
0	0		1
0	1		1
1	0		1
1	1	-	0

(MOS NOR gate conceited also uses 4 Mosfets. where
2 are connected in Series and Source & 2

favorablel - connected sinking transistors.


Only when both inputs are low (0) will both

lover transistors be in cutoff mode & both

upper in Saturated so the output goes to (1) high

exter otherwise for orest input cases output


is always (0) low:




Touth Table of NOR gate

A	В	1 4
0	0	1
0	1	0
1	0	0
1	1	0.
		4


Me CMOS XOR gate $Y = \overline{A}B + \overline{A}B$ Can also be written as $Y = \overline{\overline{A}B + \overline{A}B}$ $= \overline{\overline{A}B + \overline{\overline{A}B}}$ $= \overline{\overline{A}B + \overline{\overline{A}B}$ $= \overline{\overline{A}B + \overline{\overline{A}B}}$ $= \overline{\overline{A}B + \overline{\overline{A}B}}$ $= \overline{\overline{A}B + \overline{\overline{A}B}}$ =




OUTPUTS:-




Circuit diagram of CMOS INVERTER and its transfer characteristics




Circuit diagram of CMOS INVERTER and its output waveform




Circuit diagram of CMOS NAND GATE and its output waveform



Circuit diagram of CMOS NOR GATE and its output waveform



Circuit diagram of CMOS XOR GATE



Output waveform of CMOS XOR GATE

Conclusion: In this experiment we designed a CMOS Inverter and simulated its transient V-I characteristics as well as its transient analysis using a generated pulse wave.

The also designed CMOS NAND, NOR & XOR we also designed CMOS NAND, NOR & XOR was gates and simulated their outful waveforms in TINA-TI software.