## Experiment no 01

Aim of the Enferiment - Design of full adder in gate level and data flow modeling, 4 leit full adder using single leit adder. 4 leit full substractor.


Software used

· www. edaplaygeround.com.

Theory

1 Half adder is a combinational hogical circuit which is designed by connecting an X or gate & an AND gate. It's circuit has 2 inputs A & B which adds 2 bits & generates a carry & a Sum.


Sum = ADB; carry = A.B





Deliagnik Kar 1804373

Touth Table A B Sum carry desired the second of the seco the a such ling in get date and 1 1 rates grades Mit till it . sebba fint 2) Full Adder is the circuit which adds 3 bits and consists of 2 XOR gates, 2 AND gates and 1 orgate The infuts are AB& Cin whereas outfuts are Sum & Carry. Lional George C Sum = ABB @ Cin covery = A.B + Cin (ADB) South Table Carry B Delisament lase

Deliagnik Kar 1804373







```
Code:-
//File: Halfadder.sv
module halfadder(output sum, carry, input A,B);
 xor summer(sum,A,B);
 and car(carry,A,B);
endmodule
//File design.sv for Full adder
`include "halfadder.sv"
module fulladder(output s1,cout, input cin,P,Q);
 wire s2,c2,c1;
 halfadder ha1(s2,c1,P,Q);
 halfadder ha2(s1,c2,cin,s2);
 or or1(cout,c1,c2);
endmodule
// File Testbench.sv for full adder
module test fulladder;
 wire sum, carry;
 reg in1,in2,cin;
 fulladder a1(sum,carry,cin,in1,in2);
 //halfaddef ha2(.carry(car),.sum(s),.A(in2),.B(in2))
 initial begin
  $dumpfile("dump.vcd"); $dumpvars;
  // t=0
  in1=0; in2=0; cin=0;
  // t=10ns
  #10 in1=0; in2=1; cin=0;
  // t=20ns
       #10 in1=1; in2=0; cin=0;
  // t=30ns
  #10 in1=1; in2=1; cin=0;
  // t=40ns
  #10 in1=0; in2=0; cin=1;
  // t=50ns
  #10 in1=0; in2=1; cin=1:
  // t = 60 \text{ns}
  #10 in1=1; in2=0; cin=1;
  // t = 70
  #10 in1=1; in2=1; cin=1;
 end
endmodule
Click here to access the code at edaplayground.com for Full Adder
// Design.sv for 4-bit adder
`include "fulladder.sv"
module fourbitadder(output [3:0]s,output cout,input [3:0]A,B, input cin);
 wire c1,c2,c3;
 fulladder fa0(s[0],c1,cin,A[0],B[0]);
 fulladder fa1(s[1],c2,c1,A[1],B[1]);
 fulladder fa2(s[2],c3,c2,A[2],B[2]);
 fulladder fa3(s[3],cout,c3,A[3],B[3]);
endmodule
```

Debagnik Kaz 1804373

```
// testbench.sv for 4-bit adder
module test_fourbitadder;
 wire cout;
 wire [3:0]s;
 reg [3:0]a,b;
 reg cin;
 fourbitadder fba(s,cout,a,b,cin);
 reg [8:0]i;
 initial begin
  $dumpfile("dump.vcd"); $dumpvars;
  for(i=0; i<512; i=i+1) begin
   a=i;b=i+1;cin=0;
   #10;
  end
 end
endmodule
Click here to access the code at edaplayground.com for 4-bit Adder
// File halfsubtractor.sv
module halfsub(output diff,bor, input A,B);
 wire a;
 xor x1(diff,A,B);
 not g(a,A);
 and a1(bor,a,B);
endmodule
//File: fullsubtractor.sv
`include "halfsubtractor.sv"
module fullsub(output diff,bout, input P,Q,bin);
 wire d1,b1,b2;
 halfsub hs1(d1,b1,P,Q);
 halfsub hs2(diff,b2,d1,bin);
 or o(bout,b2,b1);
endmodule
//File design.sv for 4-bit substractor
`include "fullsubtractor.sv"
module fourbitsub(output [3:0]D,output bout,input [3:0]A,B, input bin);
 wire b1,b2,b3;
 fullsub fs0(D[0],b1,A[0],B[0],bin);
 fullsub fs1(D[1],b2,A[1],B[1],b1);
 fullsub fs2(D[2],b3,A[2],B[2],b2);
 fullsub fs3(D[3],bout,A[3],B[3],b3);
endmodule
// file: testbence.sv for 4-bit substructor
module test_fourbitadder;
 wire [3:0]d;
 wire bout;
 reg [3:0]a,b;
 reg bin;
 fourbitsub fbs(d,bout,a,b,bin);
 reg [8:0]i;
 initial begin
```

Debagnik Kaz 1804373

```
 \begin{array}{l} \$ dump file("dump.vcd"); \$ dump vars; \\ for(i=0;i<256;i=i+1) \ begin \\ a=1; \\ b=i+1; \\ bin=1; \\ \# 10; \\ end \\ end \\ end \\ end \\ module \\ \end{array}
```

Click here to access the code at edaplayground.com for 4-bit Subtractor

## **Observations:-**




Fig 1.1: EPWave table of a full adder



Fig 1.2: EPWave table of a 4-bit substractor




Fig 1.3: EPWave table of 4-bit substractor

Debagnik Kaz 1804373 In this enferiment we successfully designed a half adder in gate level, designed a full adder by writting code and their respective test bench codes in eda playground to generate outfut waveform that was same as we had seen in theory we Also designed a Whit full adder with single but address & a 4 but full substractor.

Debagnik Kar 1804373 ETC - 06

> Deloagnik Kaz 1804373