SCHOOL OF ELECTRONICS ENGINEERING

KALINGA INSTITUTE OF INDUSTRIAL TECHNOLOGY (KIIT)



VLSI LABORATORY REPORT (EC-3095)

Submitted By

Name: Debagnik Kar

Roll No: 1804373

Section: ETC-06

Semester: 6th semester

Experiment: 5th

Design of traffic light controller using verilog and it's FPGA implementation.

Enferiment -06

Aim: Design of traffic light controller using verilog and its FPGA implemention.

Software Used: EDA flagground.

Theory:

Traffic lights are signaling devices positioned at fedestrian crossing groad, intersections, and other locations to control the flow of traffic. It allocates the night of way to good users using lights in standard colours (hed -yellow-lyreen). It is often useful to be able to sequence through an arbitary number of states, staying in each through an arbitary number of states, staying in each through an arbitary number of states.

mos. directo all me sol div.

Four way Traffic light

gellow gellow Red

Deleagnerite Rose 1804373

In this system If one way is green/yellow others are ned > North light westlight w E East light.
Red S Red South light
Red 7 ns 3 ns 7 ns 3 ns 7 ns 5 -G (W-G) (S-4) 375 1 1 7ms 375 There are 8 farameters, so [2:0] states Initially all 4 signals are Kept and Each signal will change the State after 10 nsec. First the north becomes green for 7hs and yellow for ment 3 ns. Simultaneously, all the other 3 signal will perform the above same in next 10 sec.

recessorite know 1800137

Deleagnik Kar 1804373

Code:

Design.sv

```
module traffic_light(output [2:0] north,east,south,west, input clock,reset);
  reg [2:0] north, east, south, west;
  reg [2:0] state;
  reg [2:0] count;
  parameter n_g = 3'b000, n_y = 3'b001, e_g = 3'b010, e_y = 3'b011, s_g = 3'b100, s_y = 3'b011, e_g 
3'b101,w_g = 3'b110,w_y = 3'b111;
  parameter red = 3'b100, yellow = 3'b010, green = 3'b001;
  always @(posedge clock or posedge reset) begin
     if(reset) begin
        count=0;
        state=n_g;
     end
     else if(count==7) begin
        case(state)
           n_g: begin state=n_y; count=0; end
           e_g: begin state=e_y; count=0; end
           s_g: begin state=s_y; count=0; end
           w_g: begin state=w_y; count=0; end
           //default: begin state=n_y; count=0; end
        endcase
     end
     else if(count==3) begin
        case(state)
           n_y: begin state=e_g; count=0; end
           e_y: begin state=s_g; count=0; end
           s_y: begin state=w_g; count=0; end
           w_y: begin state=n_g; count=0; end
        endcase
     end
     count=count+1;
  always@(state) begin
     case(state)
        n_g: begin north=green; east=red; south=red; west=red; end
        n y: begin north=yellow; east=red; south=red; west=red; end
        e_g: begin north=red; east=green; south=red; west=red; end
        e_y: begin north=red; east=yellow; south=red; west=red; end
        s_g: begin north=red; east=red; south=green; west=red; end
        s_y: begin north=red; east=red; south=yellow; west=red; end
        w g: begin north=red; east=red; south=red; west=green; end
        w_y: begin north=red; east=red; south=red; west=yellow; end
        default: begin north=green; east=red; south=red; west=red; end
     endcase
  end
endmodule
```

Testbench.sv

```
// Code your testbench here
// or browse Examples
module traffic_light_test;
reg clock,reset;
wire [2:0] north,east,south,west;
traffic_light tt(north,east,south,west,clock,reset);
always #10 clock=!clock;
initial begin
$dumpfile("dump.vcd"); $dumpvars;
clock=0;reset=1;
#10 reset=0;
end
endmodule
```

Observation/outputs:



Fig 1: output

Conclusion

In this enferiment we have successfully designed the 4 way traffic light controller on EDA play ground by writing the code and also simulated it to obtain the origined waveform and observed the outfut.