

EE224 COURSE PROJECT

ANUJA SATHE - 210070010 AYAN DAS- 210070016 BHAKTI MATSYAPAL - 210070021 DEBASISH PANDA - 21d070021

Contents

Overvie	w of the project:	
	J Instruction Set Architecture	
Design:		6
State	Diagram:	6
State	S:	6
State	Flow:	10
Contr	rol Variables:	11
1.	CV(CONTROL VARIABLES):	11
2.	CZ (CARRY AND ZERO FLAGS):	11
3.	WR EN (WRITE ENABLES):	11

Overview of the project:

Designing a computing system, IITB-CPU, whose instruction set architecture is provided, using VHDL as HDL to implement. IITB-CPU is a 16-bit very simple computer developed for the teaching purpose. The IITB-CPU is an 8-register, 16-bit computer system, i.e., it can process 16 bits at a time. It uses point-to-point communication infrastructure.

IITB-CPU Instruction Set Architecture

IITB-CPU is a 16-bit very simple computer developed for the teaching that is based on the Little Computer Architecture. The IITB-CPU is an 8-register, 16-bit computer system. It has 8 general-purpose registers (R0 to R7). Register R7 is always stores Program Counter. PC points to the next instruction. All addresses are short word addresses (i.e. address 0 corresponds to the first two bytes of main memory, address 1 corresponds to the second two bytes of main memory, etc.). This architecture uses condition code register which has two flags Carry flag (c) and Zero flag (z). The IITB-CPU is very simple, but it is general enough to solve complex problems. The architecture allows predicated instruction execution and multiple load and store execution. There are three machine-code instruction formats (R, I, and J type) and a total of 14 instructions.

R Type	Instruc	tion 1	format	
---------------	---------	--------	--------	--

Opcode	Register A (RA)	Register B (RB)	Register C (RC)	Unused	Condition (CZ)
(4 bit)	(3 bit)	(3-bit)	(3-bit)	(1 bit)	(2 bit)

I Type Instruction format

Opcode	Register A (RA)	Register C (RC)	Immediate
(4 bit)	(3 bit)	(3-bit)	(6 bits signed)

J Type Instruction format

Opcode	Register A (RA)	Immediate
(4 bit)	(3 bit)	(9 bits signed)

Instructions Encoding:

ADD:	00_00	RA	RB	RC	0	00
ADC:	00_00	RA	RB	RC	0	10
ADZ:	00_00	RA	RB	RC	0	01
ADI:	00_01	RA	RB	6 bit Immediate		
NDU:	00_10	RA	RB	RC 0 00		00
NDC:	00_10	RA	RB	RC	0	10
NDZ:	00_10	RA	RB	RC	0	01
LHI:	00_11	RA		9 bit Immediate		
LW:	01_00	RA	RB 6 bit Immediate		;	
SW:	01_01	RA	RB 6 bit Immediate		:	
LM:	01_10	RA	0 + 8 bits corresponding to Reg R7 to R0			to R0
SM:	01_11	RA	0 + 8 bits corresponding to Reg R7 to R0			to R0
BEQ:	11_00	RA	RB 6 bit Immediate		•	
JAL:	10_00	RA	9 bit Immediate offset			
JLR:	10_01	RA	RB		000_000	
		I	1	1		


Instruction Description

Mnemonic	Name & Format	Assembly	Action
ADD	ADD (R)	add rc, ra, rb	Add content of regB to regA and store result in regC.
			It modifies C and Z flags
ADC	Add if carry set (R)	adc rc, ra, rb	Add content of regB to regA and store result in regC, if carry flag is set.
			It modifies C & Z flags
ADZ	Add if zero set (R)	adz rc, ra, rb	Add content of regB to regA and store result in regC, if zero flag is set.
	(It modifies C & Z flags
ADI	Add immediate	adi rb, ra, imm6	Add content of regA with Imm (sign extended) and store result in regB.
	.,		It modifies C and Z flags
NDU	Nand (R)	ndu rc, ra, rb	NAND the content of regB to regA and store result in regC.
	()		It modifies Z flag
NDC	Nand if carry set (R)	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if carry flag is set. It modifies Z flag
NDZ	Nand if zero set	ndc rc, ra, rb	NAND the content of regB to regA and store result in regC if zero flag is set. It modifies Z flag
LHI	Load higher immediate (J)	lhi ra, Imm	Place 9 bits immediate into most significant 9 bits of register A (RA) and lower 7 bits are assigned to zero.
LW	Load (I)	lw ra, rb, lmm	Load value from memory into reg A. Memory address is computed by adding immediate 6 bits with content of reg B.
			It modifies flag Z.

SW	Store (I)	sw ra, rb, Imm	Store value from reg A into memory. Memory address is formed by adding immediate 6 bits with content of red B.
LM	Load multiple (J)	lm ra, lmm	Load multiple registers whose address is given in the immediate field (one bit per register, R7 to R0) in order from right to left, i.e., registers from R0 to R7 if corresponding bit is set. Memory address is given in reg A. Registers are loaded from consecutive addresses.
SM	Store multiple (J)	sm, ra, Imm	Store multiple registers whose address is given in the immediate field (one bit per register, R7 to R0) in order from right to left, i.e., registers from R0 to R7 if corresponding bit is set. Memory address is given in reg A. Registers are stored to consecutive addresses.
BEQ	Branch on Equality (I)	beq ra, rb, Imm	If content of reg A and regB are the same, branch to PC+Imm, where PC is the address of beq instruction
JAL	Jump and Link (I)	jalr ra, Imm	Branch to the address PC+ Imm. Store PC into regA, where PC is the address of the jalr instruction
JLR	Jump and Link to Register (I)	jalr ra, rb	Branch to the address in regB. Store PC into regA, where PC is the address of the jalr instruction

Design:

State Diagram:



States:


1. SO:

PC	M_Address	MDR PC EN
M_Data =	→ T1	_

2. S1:

PC ALU_A	ADD T1 EN
+2 ———— ALU_B	IT_EIN
ALU_C PC	

3. S2:



4. S3:

T2 ALU_A	ADD
T3 ALU_B	T2_EN
ALU_C T2	

5. S4:

T2 RF_D3	RF_WR
T1 ₅₋₃ ————————————————————————————————————	


6. S5:

T2 ALU_A	NAND
T3 ALU_B	T2_EN
ALU_C → T2	


7. S6:

T2 ALU_A	T2_EN
$IMM(T1_{5-0}) \longrightarrow SE6 \longrightarrow ALU_B$	ADD
ALU_C T2	


8. S7:



9. S8:









11. S10:


T3 M_ADDRESS	T2_EN
	MDR
M DATA T2	
_	




13. S12:




14. S13:




15. S14:




16. S15:




17. S16:




18. S17:




19. S18:




20. S19:




21. S20:



22. S21:



23. S22:



State Flow:

1. ADD/ADC/ADZ:

$$S0 \longrightarrow S1 \longrightarrow S2 \longrightarrow S3 \longrightarrow S4$$

2. ADI:


$$50 \longrightarrow S1 \longrightarrow S2 \longrightarrow S6 \longrightarrow S7$$

3. NDU/NDC/NDZ:

$$S0 \longrightarrow S1 \longrightarrow S2 \longrightarrow S5 \longrightarrow S4$$

4. <u>LHI:</u>


Page **10** of **12**



6. <u>SW</u>: S0 S1 S2 S12 S13



8. <u>JAL</u>: S0 S2 S16 S17



Control Variables:

10. LM:

1. CV(CONTROL VARIABLES):

ADD: 00 (ALU performs addition of corresponding inputs)

NAND: 01(ALU performs bitwise NAND of corresponding inputs)

XOR: 10(ALU performs bitwise XOR of corresponding inputs)

2. CZ (CARRY AND ZERO FLAGS):

00: C and Z are unchanged

01: only C is changed

10: only Z is changed

11: both are changed

Based on the above flags, ADD or ADZ or ADC and NDU or NDC or NDZ.

3. WR_EN (WRITE ENABLES):

RF_RD: When set data can be read from register file

RF_WR: When set data can be written in register file

MDR: Enables reading from memory

MWR: Enable writing in to memory T1_EN, T2_EN, T3_EN: Enables functioning of temporary register **GITHUB Link** Page **12** of **12**