

```
TB:Sending address 0x49 (expect translation) at time 1100000
FPGA: Translating virtual address 0x49 -> physical 0x48
TB:Sending address 0x48 (no translation) at time 15100000
FPGA: Forwarding normal address 0x48
TB:Sending address 0x1A (no translation) at time 31100000
FPGA: Forwarding normal address 0x1a
TB:Test is complete at time 47100000
testbench.sv:152: $finish called at 47100000 (1ps)
Finding VCD file...
./i2c_address_translator_tb.vcd
[2025-11-08 06:58:28 UTC] Opening EPWave...
```

Done



