Low Power and High speed CMOS Comparator

DEBJYOTI BANERJEE

VLSI NIT DURGAPUR debjyotibanerjee0046@gmail.com

Abstract—This paper reports or portrays the low power and high speed comparator design using CMOS technology of 28nm and evaluated using synopsis tools. Design based on two stage CMOS opamp technique with 1.05 volt Vdd as the corresponding supply voltage. Finally comparing the proposed results with earlier work done.

Index Terms—CMOS LOW POWER, COMPARATOR, 28NM

I. INTRODUCTION

Comparator is an important device widely used in Analog to Digital Converters used in large number of application using low power and audio solutions. Power consumption and speed are key factors considered while designing comparators. Comparators are classified into open loop and regenrative comparators using positive feedback.

II. REFERENCE CIRCUIT DETAILS

A comparator behaves as quantizer in the ADC. As the comparator is of 1-bit it has two levels either a '1' and '0'. '1' implies that VDD = +1.05V and a '0' implies that VSS = -1.05V. If the input of the comparator is greater than the reference voltage it gives an output of '1' and if the comparator input is less than reference voltage then the output of the comparator is '0'. A simple comparator performs the required function as desired. Given a reference level, a comparator gives an output of VDD when the signal is greater than the reference level and an output of VSS when signal is less than reference level. In this design the Vref =0V. The operational amplifier can be used as a comparator. In this comparator design we have used the two stage CMOS OPAMP design technique to achieve highspeed amp; low power usage. Eliminated the compensation capacitor which will be used for designing a high gain two stage CMOS OPAMP topology and reduced the power consumption amp;

increase speed in the described design. Additional capacitor is used in two stage CMOS OPAMP for providing stability in the design,but compromising with stability to obtain the high performance as low power consumptionwith high speed. Present CMOS comparator design is shown in paper This comparator consists by using current mirrors, current sinks, active load amp; constant current source. width/length ratios are as selected which gives necessary results. Parasitic effects that influences in the comparators performance is reduced in this design. This help to get the desired output for a high speed

amp; low power consumption. Present Design has used ± 1.05 Volts power supply for simulation amp; designing.

This way the entire circuit is designed using 28nm technology of synopsis tools.

III. REFERENCE CIRCUIT DIAGRAM




fig 1 : cmos comparator(ref:researchgate Sumitbakshi)

IV. REFERENCE WAVEFORM




fig 2 : comparator output(ref:researchgate Sumitbakshi)

V. REFERENCE PAPERS

- International Journal of Electronic Engineering Research ISSN 0975 - 6450 Volume 2 Number 1 (2010) pp. 29–34© Research India Publications http://www.ripublication.com/ijeer.htm
- https://ieeexplore.ieee.org/document/7888054
- https://ieeexplore.ieee.org/abstract/document/7873613
- https://www.academia.edu/Documents/in/Comparator_pesign