

# CEG3156-Computer System Design

12/2/2024

## Lab#1 : Floating-Point Multiplication

### Group membres :

Gbegbe Decaho - 300094197  
Jacques

Ismaël Pedro - 300242291  
Abdoulaye Diallo - 7935327

**Assistant TA – Pulkit Arora**

Abdoulaye Djela Diallo  
DEPARTEMENT COMP. ENG UNIVERSITY OF  
OTTAWA

## Table of Contents

<b>I</b>	<b>Objectif</b>	<b>1</b>
<b>II</b>	<b>Theoretical Part</b>	<b>2</b>
1	Introduction of the Problem	2
2	Problem identification and discussion	2
3	Algorithmic procedures and discussion	4
<b>III</b>	<b>Design Part</b>	<b>12</b>
1	Discussion of Used Components	12
1.1	Additionner	12
1.2	Multiplication	12
2	Discussion of encountered problems	13
3	Actual Solution Discussion	13
<b>IV</b>	<b>Real Implementation and Simulation</b>	<b>13</b>
1	Addition and multiplication simulation	13
1.1	First addition simulation	13
1.2	Second Addition simulation	14
1.3	Multiplication simulation	14
2	Design verification	15
<b>V</b>	<b>Discussion</b>	<b>15</b>
<b>VI</b>	<b>Conclusion</b>	<b>15</b>
<b>VII</b>	<b>Reference</b>	<b>15</b>
<b>VIII</b>	<b>Annexe</b>	<b>15</b>


## I Objectif

The objective of this laboratory is to design and build a floating-point multiplier using VHDL coding implementation. be able to Design, realize and test a floating-point adder unit Design, realize and test a floating-point multiplication unit; demonstrate a complete understanding for floating-point arithmetic.

## II Theoretical Part

### 1 Introduction of the Problem

In this laboratory, the main goal is to design a multiplier multiplier and an additionner where each components uses a different logic of implementation but both possess the same input and output components as shown in the following figure:



### 2 Problem identification and discussion


The two entities that we had to implement during this laboratory are :

- The addition:

The algorithm consists of choosing the number that has the smallest exponent and shift its mantissa to the right with the difference of exponents then define the result of the exponent as being equal to the largest exponent. Also we have to perform an addition on the mantissa to determine the sign of the result and then normalize our results if necessary then check if there is an overflow or underflow if this is the case, then it is an exception and the process ends otherwise we round the mantissa and recheck if it is always normalize after these steps if this is the case, the algorithm ends otherwise we have to redo the process from the step of standardization

As shown in the following ASM diagram:

#### **Addition**




## Multiplication

We added the two exponents then subtracted 127 then we multiplied the two mantissas and determined the sign resulting and finally we had to normalize the resulting values. If this proves necessary, then we check if there is an overflow or underflow. If this is the case, then it is an exception, and we finish our process. Otherwise, we round the mantissa and we recheck if it is still normalized after these steps. If it is, in the case we put the sign of positive products if they have the same signs and negative if they are of different signs, and then comes the end of our algorithm. Otherwise (if it is not normalized), we redo the process from the normalization stage.

As shown in the following diagram:

ASM Diagram chart of Multiplication



### 3 Algorithmic procedures and discussion

Regarding our implementation for both the addition and the multiplication units, we used the method of the 5 stages which are mainly the characteristics of the algorithm to use (which was shown previously) then it was a necessity to rely on this algorithm to make our ASM when this was carried out we tried to find the registers that were associated with the logic of our ASM to build our Datapath then input and output of our Datapath we were able to do the detailed ASM and finally we were able to get out our control path the realization of these 2 units differs due to their logic.

## Addition

### ASM Chart

The ASM diagram follows the logic of our algorithms seen above, at the beginning we load the values of the exponents and mantissas then we make the difference of the two exponents to compare them if it is positive we continue our algorithms if it is negative we reverse the positions of the two exponents in the difference and we continues our algorithm as follows: If it is positive we recheck if the difference in exponents is less than 9 and we do this with the comparator because its output allows us to be informed if it is less than or greater than 9, if our result is greater than or equal then we make a clear for the second mantissa and we move on to the next step otherwise we check if the difference of the exponents is equal to zero through the 7-bit counter output if it is true we move on to the next step otherwise we decrements the difference in exponents and we shift the second mantissa on the left and we do this again operation until the difference in exponent is equal to 0 so that we move on to step next . If it is negative, we recheck if the difference in exponents is less than 9 and we do this with the comparator because its output allows us to be informed if it is lower or higher, if our result is greater than or equal to 9 then we make a clear for the first mantissa and we move on to the next step otherwise we check if the difference of the exponents is equal to zero through the 7-bit counter output if it is true we move on to the next step otherwise we decrements the difference in exponents and we shift the first mantissa on the left and we do this again operation until the difference in exponents is equal to 0 so that we move to the next step . After this we will add the value of the two mantissas and the value of the exponent will depend on the path we followed during the first condition (flag 0 or flag 1) then, we move on to the last step, that of standardization. We check that Rfz is indeed in the good form, i.e. less than 0. If this is not the case, we increment the exponent by one and shift Rfz to the right. We repeats until the  $Rfz < 1$ , in which case we have finished.








## Controlpath

From the detailed asm we can derive the following control path:




## Multiplication

### ASM


The ASM diagram chart follows the logic of our algorithms shown in the following diagram, we load at start the values of the exponents (...) and the mantissas (...)

then we added the two exponents and subtract 127 then we multiply the two mantissas after having done this we did a check to see if we need to make a normalization if this is the case, we

do a right shift to the exponent and then increment. Otherwise, we ensure for the sign of the mantissas if the last bits contain the same sign, then they are positive otherwise they are negative.



## Controlpath



The Datapath consists of 2 registers of 7-bits to enter the values of the two exponents then these two registers are connected respectively with 2 complementors to 8 bits which as input 0 the latter are connected with an 8-bit adder and those for the purpose of adding the two exhibiting as we explained in our algorithm it is itself connected to a complementor 9 bits which like between the result of the addition and a 0 this last one is connected to a 9-bit subtractor and those for subtract 127 from the results of the two added exponents and then we put our results in a 7-bit counter which has as output the resulting exponent. While for the mantissa we find 2 9-bit registers which have as input a mantissa and 1 and those for store the values of the 2 different mantissas then these last two are connected with a 9-bit multiplier whose output is coutfz which allows us to know if the result always needs to be normalized the latter even connected to a 9-bit shift register to store the result obtained by the adder with (load) and the shifter on the right, its output is the final answers for the mantissas. Concerning the part of the sign we just put an “XOR” between the two signs entered at the beginning.



## III Design Part

### 1 Discussion of Used Components

#### 1.1 Additionner

Control path:

They essentially consist of D flip flops to manage the different states as well as control signals. logic gates “and” and “or” to manage the conditions of transitions between States and obtain the different control signals.

#### 1.2 Multiplication

Datapath:

Regarding the Datapath we will need 2 registers of 7-bits to load the value of the exhibitor. An 8-bit adder to add the two exhibitors A 9-bit subtractor to subtract 127 from the addition made previously of the exponents to make this we used a 9 bit adder and the 1's complement of 127. A 7-bit counter which is mainly connected to a subtractor the load of the register is connected to the input signal and the count is used to decrement the register value of 1's Two complementary 8 bits which takes as input and exponent value which is 7 bits its goal is to make it 8 bits. 1 complementary of 9 bits which has as input 0 and the result of the 8-bit addition, its goal is to make the output of 8-bit addition to 9-bit 2 registers of 9-bits to load the values of both mantissas. A 9-bit Multiplier that multiplies both mantissas And bits shift-register to shift the result which must be done in the standardization stage and has as output the results of the mantissas

Control path:

They essentially consist of D flip flops to manage the different states as well as control signals. logic gates “and” and “or” to manage the conditions of transitions between States and obtain the different control signals.

## 2 Discussion of encountered problems

We encountered several problems in this laboratory by example we found it difficult to test our designs especially when Quartus gave us errors and we arrived at advanced stages in our code we were obliged to return to view entity by entity and make additional outputs to try to debug our code.


## 3 Actual Solution Discussion

In the submission for this lab, you will find attached in a compressed zip document all the files and components used in the lab experience. Also the lab report for this lab.


# IV Real Implementation and Simulation

## 1 Addition and multiplication simulation


### 1.1 First addition simulation



## 1.2 Second Addition simulation



## 1.3 Multiplication simulation



We can notice that our simulation gives results consistent concerning the signs of the two values because we put the value of 0 in both expressions and we obtain 0 which is logic concerning the exponents we notice that the result (exponent result) is the addition of the two exponent (exponent and expose Y) and we subtract 127 from this result for the result of the mantissa we



notice that the result is correct because the output (Mantissa\_Result) is just the multiplication of the two input mantissa (MantissaX and MantissaY)

## 2 Design verification

## V Discussion

Each component of our arithmetic units (addition and multiplication) has been simulated and tested. Although we had some left for demonstration at the map level, the addition and multiplication units were operational and producing simulation results. On the other hand, there was no time left for us to continue with the demonstration.

## VI Conclusion

Finally, we can conclude that this laboratory experience is important because it allowed us to get familiarized with designing and implementing arithmetic floating points units practically on altera board. We learned and understood the concept of VHDL structural programming and gained knowledge of hardware system design through implementation of hardware programs.

However, we can justify by the objective of the laboratory that we have learned how to design, realize and test a floating-point addition unit and also design, realize and test a floating-point multiplication unit. We were able to demonstrate a complete understanding for floating-point arithmetic through a Quartus simulations and compilations.

## VII Reference

The courses manual and code provided for the laboratory.

## VIII Annexe

Captures of some designs and diagrams used during the lab session



