

CEG 3155 and CEG3555: Digital Systems II

Final Exam

Note: Closed book exam. No calculators are allowed.

Name: _____

Student Number: _____

Question	Max. Points	Points
1	15	
2	15	
3	10	
4	30	
5A or 5B	20	
6A or 6B	10	
Total	100	100

Question 1 (5 points each, total 15 points)

Short questions

1. A) Which of these operations is legal in VHDL?

```
SIGNAL a: BIT;
SIGNAL b: BIT_VECTOR(7 DOWNTO 0);
SIGNAL c: STD_LOGIC;
SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL e: INTEGER RANGE 0 TO 255;
```

```
    a <= b(5);
    b(0) <= a;
    c <= d(5);
    d(0) <= c;
    a <= c;
    b <= d;


    e <= b;
    e <= d;
```

- B) For the following code, draw the waveform for sig_s1, res1 and res2

```
library ieee;
use ieee.std_logic_1164.all;
entity sig_var is
port(    d1, d2, d3:    in std_logic;
        res1, res2:    out std_logic);
end sig_var;
architecture behv of sig_var is
signal sig_s1: std_logic;
begin


proc1: process(d1,d2,d3)
variable var_s1: std_logic;
begin
    var_s1 := d1 and d2;
    res1 <= var_s1 xor d3;
end process;

proc2: process(d1,d2,d3)
begin
    sig_s1 <= d1 and d2;
    res2 <= sig_s1 xor d3;
end process;
end behv;
```



C)

- To design mod-10 counter, you need n -bit register. What is n ?
- For the implementation of the counter below, let setup time of the register to be 0.5 ns and the propagation time from clock to output to be 1 ns. The propagation delays of other components are: incrementor 5ns, comparator 3ns and multiplexer (and other combinational components if any) 0.75 ns. Determine the maximum clock rate.



Question 2 (15 marks)

Write behavioral VHDL code that represents a 24-bit up/down-counter with parallel load and asynchronous reset.

Question 3 (10 marks)

Represent the FSM in Figure 1 in form of an ASM chart.




Figure 1 Mealy-type FSM for Question 3.

Question 4 (30 marks)

- a) Design a circuit for controlling the lights used to start a race, which works as follows. There are three inputs: *Reset*, *Start* and *Clock*. There are three outputs: *Red*, *Yellow* and *Green*, which turn on the lights. Only one light can be on at any time. The *Reset* signal forces the circuit into a state in which the red light is turned on. When the *Start* signal is activated, the red light stays on for at least one second longer, then the yellow light is turned on. The yellow light stays turned on about one second and then the green light is turned on. The green light stays on for at least three seconds and then the red light is turned on and the circuit returns to its reset state. Assume that you can use 1 MHz clock.

b) Write VHDL code that can be used to synthesize the circuit specified in Question 4a).

Question 5A (20 marks)

Implement in VHDL the equation ($a*b*c*data_in$) using pipelining techniques we studied in the class. Note that a, b and c are constants here and the variable 'data_in' changes every clock cycle. The result of the calculation will be available at the port names 'data_out' also at every clock cycle. One multiplication operation takes less time than the clock period. For VHDL of 2-input multiplier please use: $z \leq y * x;$

Question 5B (20 marks)

Derive the minimal flow table that specifies the same functional behavior as the flow table in Figure 3.

Present state	Next state				Output z
	$w_2 w_1 = 00$	01	10	11	
A	(A)	B	C	-	0
B	D	(B)	-	-	0
C	P	-	(C)	-	0
D	(D)	E	F	-	0
E	G	(E)	-	-	0
F	M	-	(F)	-	0
G	(G)	H	I	-	0
H	J	(H)	-	-	0
I	A	-	(I)	-	1
J	(J)	K	L	-	0
K	A	(K)	-	-	1
L	A	-	(L)	-	1
M	(M)	N	O	-	0
N	A	(N)	-	-	1
O	A	-	(O)	-	1
P	(P)	R	S	-	0
R	T	(R)	-	-	0
S	A	-	(S)	-	1
T	(T)	U	V	-	0
U	A	(U)	-	-	1
V	A	-	(V)	-	1

Figure 3 Flow table for Question 5B

Question 6A (10 marks)

A one-shot pulse generator is a circuit that generates a single fixed-width pulse upon activation of a trigger signal. We assume that the width of the pulse is N clock cycles. The detailed specifications are listed below.

- There are three input signals, N, go and stop, and one output signal, pulse.
- The go signal is the trigger signal that is usually asserted for only one clock cycle. During normal operation, assertion of the go signal activates the pulse signal for five clock cycles.
- If the go signal is asserted again during this interval, it will be ignored.
- If the stop signal is asserted during this interval, the pulse signal will be cut short and return to '0'.

Show ASMD chart for the one-shot pulse generator.

Question 6B (10 marks)

Find a hazard-free minimum-cost implementation of the function

$$f(x_1, \dots, x_4) = \sum m(0, 4, 11, 13, 15) + D(2, 3, 5, 10)$$

Reference Card

REFERENCE CARD

Revision 2.1

<code>()</code>	Grouping	<code>[]</code>	Optional
<code>{}</code>	Repeated	<code> </code>	Alternative
bold	As is	CAPS	User Identifier
<i>italic</i>	VHDL-93	<code>*</code>	commutative
<code>b</code>	<code>BIT</code>		
<code>bv</code>	<code>BIT_VECTOR</code>		
<code>ufl</code>	<code>STD_ULOGIC/STD_LOGIC</code>		
<code>uv</code>	<code>STD_ULOGIC_VECTOR</code>		
<code>lv</code>	<code>STD_LOGIC_VECTOR</code>		
<code>un</code>	<code>UNSIGNED</code>		
<code>sg</code>	<code>SIGNED</code>		
<code>in</code>	<code>INTEGER</code>		
<code>na</code>	<code>NATURAL</code>		
<code>sm</code>	<code>SMALL_INT</code>		(subtype INTEGER range 0 to 1)

1. IEEE's STD_LOGIC_1164

1.1. LOGIC VALUES

<code>'U'</code>	Uninitialized
<code>'X'/'W'</code>	Strong/Weak unknown
<code>'0'/'1'</code>	Strong/Weak 0
<code>'1'/'H'</code>	Strong/Weak 1
<code>'Z'</code>	High Impedance
<code>'-</code>	Don't care

1.2. PREDEFINED TYPES

<code>STD_ULOGIC</code>	Base type
Subtypes:	
<code>STD_LOGIC</code>	Resolved STD_ULOGIC
<code>X01</code>	Resolved X, 0 & 1
<code>X01Z</code>	Resolved X, 0, 1 & Z
<code>UX01</code>	Resolved U, X, 0 & 1
<code>UX01Z</code>	Resolved U, X, 0, 1 & Z
<code>STD_ULOGIC_VECTOR(na to downto na)</code>	Array of STD_ULOGIC
<code>STD_LOGIC_VECTOR(na to downto na)</code>	Array of STD_LOGIC

© 1995-1998 Qualis Design Corporation

1.3. OVERLOADED OPERATORS

Description	Left	Operator	Right
bitwise-and	<code>ufl,uv,lv</code>	<code>and, nand</code>	<code>ufl,uv,lv</code>
bitwise-or	<code>ufl,uv,lv</code>	<code>or, nor</code>	<code>ufl,uv,lv</code>
bitwise-xor	<code>ufl,uv,lv</code>	<code>xor, xnor</code>	<code>ufl,uv,lv</code>
bitwise-not		<code>not</code>	<code>ufl,uv,lv</code>

1.4. CONVERSION FUNCTIONS

From	To	Function
<code>ufl</code>	<code>b</code>	<code>TO_BIT(from[], xmap)</code>
<code>uv,lv</code>	<code>bv</code>	<code>TO_BITVECTOR(from[], xmap)</code>
<code>b</code>	<code>ufl</code>	<code>TO_STDULOGIC(from)</code>
<code>bv,lv</code>	<code>lv</code>	<code>TO_STDLOGICVECTOR(from)</code>
<code>bv,lv</code>	<code>uv</code>	<code>TO_STDULOGICVECTOR(from)</code>

2. IEEE's NUMERIC_STD

2.1. PREDEFINED TYPES

<code>UNSIGNED(na to downto na)</code>	Array of STD_LOGIC
<code>SIGNED(na to downto na)</code>	Array of STD_LOGIC

2.2. OVERLOADED OPERATORS

Left	Op	Right	Return
<code>abs</code>		<code>sg</code>	<code>sg</code>
<code>-</code>		<code>sg</code>	<code>sg</code>
<code>un</code>	<code>+, *, /, rem, mod</code>	<code>un</code>	<code>un</code>
<code>sg</code>	<code>+, *, /, rem, mod</code>	<code>sg</code>	<code>sg</code>
<code>un</code>	<code>+, *, /, rem, mod, =</code>	<code>na</code>	<code>un</code>
<code>sg</code>	<code>+, *, /, rem, mod, =</code>	<code>in</code>	<code>sg</code>
<code>un</code>	<code><, >, <=, >=, /=</code>	<code>un</code>	<code>bool</code>
<code>sg</code>	<code><, >, <=, >=, /=</code>	<code>sg</code>	<code>bool</code>
<code>un</code>	<code><, >, <=, >=, /=_c</code>	<code>na</code>	<code>bool</code>
<code>sg</code>	<code><, >, <=, >=, /=_c</code>	<code>In</code>	<code>bool</code>

2.3. PREDEFINED FUNCTIONS

<code>SHIFT_LEFT(un, na)</code>	<code>un</code>
<code>SHIFT_RIGHT(un, na)</code>	<code>un</code>
<code>SHIFT_LEFT(sg, na)</code>	<code>sg</code>
<code>SHIFT_RIGHT(sg, na)</code>	<code>sg</code>
<code>ROTATE_LEFT(un, na)</code>	<code>un</code>
<code>ROTATE_RIGHT(un, na)</code>	<code>un</code>
<code>ROTATE_LEFT(sg, na)</code>	<code>sg</code>
<code>ROTATE_RIGHT(sg, na)</code>	<code>sg</code>
<code>RESIZE(sg, na)</code>	<code>sg</code>
<code>RESIZE(un, na)</code>	<code>un</code>
<code>STD_MATCH(ufl, ufl)</code>	<code>bool</code>
<code>STD_MATCH(ufl, ul)</code>	<code>bool</code>
<code>STD_MATCH(iv, lv)</code>	<code>bool</code>
<code>STD_MATCH(un, un)</code>	<code>bool</code>
<code>STD_MATCH(sg, sg)</code>	<code>bool</code>

© 1995-1998 Qualis Design Corporation

2.4. CONVERSION FUNCTIONS

From	To	Function
<code>un,lv</code>	<code>sg</code>	<code>SIGNED(from)</code>
<code>sg,lv</code>	<code>un</code>	<code>UNSIGNED(from)</code>
<code>un,sg</code>	<code>lv</code>	<code>STD_LOGIC_VECTOR(from)</code>
<code>un,sg</code>	<code>in</code>	<code>TO_INTEGER(from)</code>
<code>na</code>	<code>un</code>	<code>TO_UNSIGNED(from, size)</code>
<code>in</code>	<code>sg</code>	<code>TO_SIGNED(from, size)</code>

3. IEEE's NUMERIC_BIT

3.1. PREDEFINED TYPES

<code>UNSIGNED(na to downto na)</code>	Array of BIT
<code>SIGNED(na to downto na)</code>	Array of BIT

3.2. OVERLOADED OPERATORS

Left	Op	Right	Return
<code>abs</code>		<code>sg</code>	<code>sg</code>
<code>-</code>		<code>sg</code>	<code>sg</code>
<code>un</code>	<code>+, *, /, rem, mod</code>	<code>un</code>	<code>un</code>
<code>sg</code>	<code>+, *, /, rem, mod</code>	<code>sg</code>	<code>sg</code>
<code>un</code>	<code>+, *, /, rem, mod, =</code>	<code>na</code>	<code>un</code>
<code>sg</code>	<code>+, *, /, rem, mod, =</code>	<code>in</code>	<code>sg</code>
<code>un</code>	<code><, >, <=, >=, /=</code>	<code>un</code>	<code>bool</code>
<code>sg</code>	<code><, >, <=, >=, /=</code>	<code>sg</code>	<code>bool</code>
<code>un</code>	<code><, >, <=, >=, /=_c</code>	<code>na</code>	<code>bool</code>
<code>sg</code>	<code><, >, <=, >=, /=_c</code>	<code>In</code>	<code>bool</code>

3.3. PREDEFINED FUNCTIONS

<code>SHIFT_LEFT(un, na)</code>	<code>un</code>
<code>SHIFT_RIGHT(un, na)</code>	<code>un</code>
<code>SHIFT_LEFT(sg, na)</code>	<code>sg</code>
<code>SHIFT_RIGHT(sg, na)</code>	<code>sg</code>
<code>ROTATE_LEFT(un, na)</code>	<code>un</code>
<code>ROTATE_RIGHT(un, na)</code>	<code>un</code>
<code>ROTATE_LEFT(sg, na)</code>	<code>sg</code>
<code>ROTATE_RIGHT(sg, na)</code>	<code>sg</code>
<code>RESIZE(sg, na)</code>	<code>sg</code>
<code>RESIZE(un, na)</code>	<code>un</code>
<code>STD_MATCH(ufl, ufl)</code>	<code>bool</code>
<code>STD_MATCH(ufl, ul)</code>	<code>bool</code>
<code>STD_MATCH(iv, lv)</code>	<code>bool</code>
<code>STD_MATCH(un, un)</code>	<code>bool</code>
<code>STD_MATCH(sg, sg)</code>	<code>bool</code>

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

VHDL Entity/Architecture

Entity:

```
entity entity_name is
  port   ( signal_names : mode signal_type;
            signal_names : mode signal_type;
            ...
            signal_names : mode signal_type);
end entity_name;
```

Architecture:

```
architecture architecture_name of entity_name is
  type declarations
  signal declarations
  constant declarations
  function definitions
  procedure definitions
  component declarations
begin
  concurrent_statement;
  ...
  concurrent_statement;
end architecture_name;
```

VHDL Predefined Types:

<code>bit</code>	<code>character</code>	<code>severity_level</code>
<code>bit_vector</code>	<code>integer</code>	<code>string</code>
<code>boolean</code>	<code>real</code>	<code>time</code>

VHDL Operators:

arithmetic:	<code>+, -, *, /</code>
logical:	<code>and, or, xor, nand, nor, xnor, not</code>
relational:	<code>=, /=, <, >, <=, >=</code>
shift left/right logical:	<code>sll, srl</code>
shift left/right arithmetic:	<code>sla, sra</code>
rotate left/right logical:	<code>rol, ror</code>
other:	<code>concatenation: &</code>
	<code>exponentiation: **</code>
	<code>remainder: rem</code>
	<code>division modulo: mod</code>

VHDL Concurrent Signal Assignments:

Simple Signal Assignment:

```
signal_name <= expression;
```

Conditional Signal Assignment:

```
signal_name <= expression when boolean_expression else  
    expression when boolean_expression else  
    ...  
    expression when boolean_expression else  
    expression;
```

Selected Signal Assignment:

```
with expression select
```

```
    signal_name <= signal_value when choices,  
    signal_value when choices,  
    ...  
    signal_value when others;
```

Process:

```
process (signal_name, . . . , signal_name)  
begin  
    ...  
end process;
```

VHDL Component Declaration:

```
component component_name  
    port    (signal_names : mode signal_type;  
             signal_names : mode signal_type);  
end component;
```

VHDL if Statement:

```
if boolean_expression then sequential_statement  
end if;  
if boolean_expression then sequential_statement  
elsif boolean_expression then sequential_statement  
    ...  
elsif boolean_expression then sequential_statement  
else sequential_statement  
end if;
```

VHDL Process:

```
process (signal_name, . . . , signal_name)  
    type declarations  
    variable declarations  
    constant declarations  
    function definitions  
    procedure definitions  
begin  
    sequential_statement  
    ...  
    sequential_statement  
end process;
```

VHDL Array Declarations:

```
type type_name is array (start to end) of element_type;  
type type_name is array (start downto end) of element_type;  
type type_name is array (range_type) of element_type;  
type type_name is array (range_type range start to end) of  
    element_type;  
type type_name is array (range_type range start downto end)  
    of element_type;
```

VHDL CONSTANT Declaration:

```
CONSTANT const_name : signal_type := expression;
```

VHDL Component Instantiation:

```
label: component_name port map (port_signal_name_1 =>  
    signal_1, port_signal_name_2 => signal_2, . . . ,  
    port_signal_name_n => signal_n);
```

VHDL Case Statement:

```
case expression is  
    when choices => sequential_statements  
    ...  
    when choices => sequential_statements  
end case;
```

for loop:

```
for identifier in range loop  
    sequential_statement  
    ...  
    sequential_statement  
end loop;
```