

Counting Standard

University of Southern California

Center for Systems and Software Engineering

December , 2012

Revision Sheet

Date	Version	Revision Description	Author
12/14/2012	1.0	Original Release	CSSE

Table of Contents

No.			Contents	Page No.
1.0	Definitions			4
	1.1	SLOC		4
	1.2	<u>Physi</u>	cal SLOC	4
	1.3	Logic	al SLOC	4
	1.4	<u>Data</u>	declaration line	4
	1.5	Comp	piler directive	4
	1.6	<u>Blank</u>	<u>line</u>	4
	1.7	Comr	ment line	5
	1.8	Execu	utable line of code	5
2.0	Checklist fo	or source	statement counts	6
3.0	Examples of	of logical S	SLOC counting	7
	3.1	Execu	table Lines	7
		3.1.1	<u>Sequential Statements</u>	7
		3.1.2	Concurrent Statements	8
		3.1.3	Design Unit Statements	9
	3.2	<u>Decla</u>	ration lines	12
	3.3	Comp	oiler directives	13

1. Definitions

- 1.1. **SLOC** Source Lines of Code is a unit used to measure the size of software program. SLOC counts the program source code based on a certain set of rules. SLOC is a key input for estimating project effort and is also used to calculate productivity and other measurements.
- 1.2. **Physical SLOC** One physical SLOC is corresponding to one line starting with the first character and ending by a carriage return or an end-of-file marker of the same line, and which excludes the blank and comment line.
- 1.3. **Logical SLOC** Lines of code intended to measure "statements", which normally terminate by a semicolon (C/C++, Java, C#) or a carriage return (VB, Assembly), etc. Logical SLOC are not sensitive to format and style conventions, but they are language-dependent.
- 1.4. **Data declaration line or data line** A line that contains declaration of data and used by an assembler or compiler to interpret other elements of the program.

The following table lists the VHDL keywords that denote data declaration lines:

type	assert	file	attribute
subtype	signal	constant	generic
variable	shared	alias	group
buffer	linkage	bus	literal
new	range	register	record
units			

Table 1 Data Declaration Types

1.5. **Compiler Directives** – A statement that tells the compiler how to compile a program, but not what to compile.

The following table lists the VHDL directives:

Translation Directives
pragma translate_off
pragma translate_on
synopsis translate_off
synopsis translate_on

Table 2 Compiler Directives

1.6. **Blank Line** – A physical line of code, which contains any number of white space characters (spaces, tabs, form feed, carriage return, line feed, or their derivatives).

- 1.7. **Comment Line** A comment is defined as a string of zero or more characters that follow language-specific comment delimiter.
 - VHDL comment delimiters are "--". A whole comment line may span one line and does not contain any compilable source code. An embedded comment can co-exist with compilable source code on the same physical line. Banners and empty comments are treated as types of comments.
- 1.8. **Executable Line of code** A line that contains software instruction executed during runtime. Since VHDL is a declarative programming language, statements that are considered executable consist of everything other than compiler directives, comments and data declaration lines. An instruction can be stated in a simple or compound form.
 - An executable line of code may contain the following program control statements:
 - Sequential statements (if, loop, wait)
 - Concurrent statements (block, process, select, generate)
 - Empty statements (one or more ";")
 - Design unit statements (entity, architecture, configuration, library and use)
 - An executable line of code may not contain the following statements:
 - Compiler directives
 - Data declaration (data) lines
 - Whole line comments, including empty comments and banners
 - Blank lines

Checklist for source statement counts 2.

PHYSICAL SLOC COUNTING RULES				
MEASUREMENT UNIT	ORDER OF PRECEDENCE	PHYSICAL SLOC	COMMENTS	
Executable Lines	1	One per line		
Non-executable Lines				
Declaration (Data) lines	2	One per line		
Compiler Directives	3	Once per directive		
Comments		Not Included (NI)		
One their own lines	4	NI		
Embedded	5	NI		
Banner	6	NI		
Empty Comments	7	NI		
Blank Lines	8	NI		

	LOGICAL SLOC COUNTING RULES				
NO.	STRUCTURE	ORDER OF PRECEDENCE	LOGICAL SLOC RULES	COMMENTS	
R01	Design units	1	Count once during definition	Declaration of a design unit should end with keyword "is" as the last word on a line	
R02	Concurrent statements	2	Count once		
R03	Sequential Statements	3	Count once		
R04	Statements ending by a semicolon	4	Count once per statement, including empty statement		

3. Examples

EXECUTABLE LINES

SEQUENTIAL Statement

ESS1 – wait, assert, report, next and null statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[label:] wait [sensitivity clause] [condition clause];	wait until A>B and S1 or S2;	1
[label:] assert boolean_condition [report string]	assert clk='1' report "clock not up" severity WARNING;	0
[severity name]; [label:] report string [severity name];	report "Inconsistent data." severity FAILURE;	0
[label.] report string [severity flame] ,	sig4 <= reject 2 ns sig5 after 3 ns;	1
<pre>[label:] target <= [delay_mechanism] waveform;</pre>	Sig := Sa and Sb or Sc nand Sd nor Se xor Sf xnor Sg;	1
[label:] target := expression ;	compute(stuff, A=>a, B=>c+d);	1
[label:] procedure-name [(actual parameters	next when A>B;	1
)];	null;	1
[label:] next [label2] [when condition];		
[label:] null ;		

ESS2 – if, else if, else and nested if statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
[label:] if condition1 then	if a=b then	1
sequence-of-statements	c:=a;	1
elsif condition2 then	elsif b <c td="" then<=""><td>1</td></c>	1
sequence-of-statements	d:=b;	1
end if [label];	b:=c;	1
	else	0
	do_it;	1
	end if;	0

ESS3 – loop statements			
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT	
[label:] loop sequence-of-statements end loop [label] ;	loop input_something; exit when end_file; end loop;	1 1 1 0	
[label:] for variable in range loop sequence-of-statements end loop [label] ;	for I in 1 to 10 loop AA(I) := 0; end loop;	1 1 0	
[label:] while condition loop sequence-of-statements end loop [label] ;	<pre>while not end_file loop input_something; end loop;</pre>	1 1 0	

CONCURRENT Statement

ECS1 – block and process statements				
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT		
<pre>label : block [(guard expression)] [is]</pre>	maybe: block (B'stable(5 ns)) is port (A, B, C: inout std_logic); port map (A => S1, B => S2, C => outp); constant delay: time:= 2 ns; signal temp: std_logic; begin temp <= A xor B after delay; C <= temp nor B;	1 1 1 1 1 0 1 1		
<pre>label : process [(sensitivity_list)] [is]</pre>	<pre>end block maybe; printout: process(clk) variable my_line : LINE; begin if clk='1' then write(my_line, string'("at clock ")); write(my_line, counter); write(my_line, string'(" PC=")); write(my_line, IF_PC); writeline(output, my_line);</pre>	0 1 1 0 1 1 1 1 1		
	counter <= counter+1; end if; end process printout;	1 0 0		

ECS2 – when-else, with-select and port map statements				
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT		
target <= waveform when choice else waveform;	sig2 <= not a_sig after 1 ns when ctl='1' else b_sig;	1		
<pre>with expression select target <= waveform when choice [, waveform when choice];</pre>	with count/2 select my_ctrl <= '1' when 1, '0' when 2, 'X' when others;	1 1 1		
part_name: entity library_name.entity_name(architecture_name) port map (actual arguments);	A101: entity WORK.gate(circuit) port map (in1 => a, in2 => b, out1 => c);	0 1		
<pre>part_name: component_name</pre>	PC_incr: add_32 port map (PC, four, zero, PC_next, nc1);	0 1		
ECS3 – generate statement				
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT		
label: for variable in range generate block declarative items begin concurrent statements end generate label; label: if condition generate block declarative items begin concurrent statements end generate label;	band: for I in 1 to 10 generate b2: for J in 1 to 11 generate b3: if abs(I-J)<2 generate part: foo port map (a(I), b(2*J-1), c(I, J)); end generate b3; end generate b2; end generate band;	1 1 1 1 0 0		

DESIGN UNIT Statement

EDUS1 – entity, architecture, configuration, package, procedure and function statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
entity identifier is	entity Latch is	1
<pre>generic (generic_variable_declarations)</pre>	port (Din: in Word;	0
port	Dout: out Word;	0
(input_and_output_variable_declarations);	Load: in Bit;	0
[other declarations]	Clk: in Bit);	1
begin	constant Setup: Time := 12 ns;	1
[statements]	constant PulseWidth: Time := 50 ns;	1
end entity identifier;	use WORK.TimingMonitors.all;	1
	begin	0
	assert Clk='1' or	1
	Clk'Delayed'Stable(PulseWidth);	1
	CheckTiming(Setup, Din, Load, Clk);	1
	end entity Latch;	0

```
architecture identifier of entity_name is
                                                     architecture circuits of add4c is
                                                                                                             1
   [ declarations ]
                                                        signal c : std_logic_vector(3 downto 0);
                                                                                                             1
                                                                                                             1
 begin
                                                        component fadd
   [statements]
                                                         port(a : in std logic;
                                                                                                            0
 end architecture identifier;
                                                            b: in std logic;
                                                                                                            0
                                                            cin: in std_logic;
                                                                                                            0
                                                                                                            0
                                                            s : out std_logic;
                                                            cout : out std logic);
                                                                                                             1
                                                                                                            0
                                                        end component fadd;
                                                       begin -- circuits of add4c
                                                                                                            0
                                                        a0: fadd port map(a(0), b(0), cin, sum(0),
                                                                                                             1
                                                     c(0));
                                                        a1: fadd port map(a(1), b(1), c(0), sum(1),
                                                                                                             1
                                                     c(1));
                                                        a2: fadd port map(a(2), b(2), c(1), sum(2),
                                                                                                             1
                                                     c(2));
                                                        a3: fadd port map(a(3), b(3), c(2), sum(3),
                                                                                                             1
                                                        cout \leq (a(3) and b(3)) or ((a(3) or b(3)) and
                                                                                                             1
                                                            ((a(2) and b(2)) or ((a(2) or b(2)) and
                                                                                                             0
                                                                                                             0
                                                            ((a(1) \text{ and } b(1)) \text{ or } ((a(1) \text{ or } b(1)) \text{ and }
                                                            ((a(0) \text{ and } b(0)) \text{ or } ((a(0) \text{ or } b(0)) \text{ and })
                                                                                                            0
                                                     cin)))))))
                                                                                                             0
                                                            after 1 ns;
                                                                                                            1
                                                      end architecture circuits;
                                                                                                            0
configuration identifier of entity_name is
                                                     configuration add32_test_config of add32_test
                                                                                                             0
   [ declarations]
                                                     is
                                                                                                             1
  [ block configuration]
                                                        for circuits
                                                                                                             1
 end architecture identifier;
                                                         for all: add32
                                                                                                             1
                                                          use entity WORK.add32(circuits);
                                                                                                             1
                                                                                                             1
                                                          for circuits
                                                           for all: add4c
                                                                                                             1
                                                                                                             1
                                                            use entity WORK.add4c(circuits);
                                                            for circuits
                                                                                                             1
                                                              for all: fadd
                                                                                                            1
                                                               use entity WORK.fadd(circuits);
                                                                                                            1
                                                              end for;
                                                                                                             0
                                                            end for;
                                                                                                            0
                                                           end for;
                                                                                                            0
                                                          end for;
                                                                                                            0
                                                         end for;
                                                                                                             0
                                                        end for;
                                                                                                            0
                                                                                                            0
                                                       end configuration add32 test config;
package identifier is
                                                                                                            1
                                                     package my_pkg is
   [ declarations, see allowed list below ]
                                                        type small is range 0 to 4096;
                                                                                                            1
 end package identifier;
                                                        procedure s_inc(A : inout small);
                                                                                                            1
                                                        function s_dec(B : small) return small;
                                                                                                            1
                                                                                                            0
                                                       end package my_pkg;
```

package body identifier is	package body my_pkg is	1
	· · · · · · · ·	1
[declarations, see allowed list below]	procedure s_inc(A : inout small) is	0
end package body identifier;	begin	
	A := A+1;	1
	end procedure s_inc;	0
	function s_dec(B : small) return small is	1
	begin	0
	return B-1;	1
	end function s_dec;	0
	end package body my_pkg;	0
<pre>procedure identifier [(formal parameter list)</pre>	procedure build (A : in constant integer;	0
];	B: inout signal bit_vector;	0
	C : out variable real;	0
	D : file) ;	1
<pre>procedure identifier [(formal parameter list)</pre>	procedure print_header is	1
] is	use STD.textio.all;	1
[declarations, see allowed list below]	variable my_line : line;	1
begin	begin	0
sequential statement(s)	write (my_line, string'("A B C"));	1
end procedure identifier ;	writeline (output, my_line);	1
, , , , , , , , , , , , , , , , , , ,	end procedure print_header;	0
f	function random return float is	1
function identifier [(parameter list)]	variable X : float;	1
return a_type is	begin	0
[declarations, see allowed list below]	return X;	1
begin	end function random ;	0
sequential statement(s)		
return some_value;		
end function identifier;		

EDUS2 – library and use statements

EDGGE History and use statements		
GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
library library_name; use library_name.unit_name.all;	library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_textio.all; use ieee.std_logic_arith.all; use ieee.numeric_std.all; use ieee.numeric_bit.all; use WORK.my_pkg.s_inc;	1 1 1 1 1 1

DECLARATION OR DATA LINES

DDS1 – type, subtype, variable, constant, file, shared variable, alias, attribute, disconnect and group statements

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
		_
type <identifier>;</identifier>	type node;	1
type <identifier> is</identifier>	type my_bits is range 31 downto 0;	1
<scalar_type_definition>;</scalar_type_definition>		
	type stuff is	1
type <identifier> is</identifier>	record	0
<composite_type_definition>;</composite_type_definition>	I : integer; X : real;	1 1
	day : integer range 1 to 31;	1
	name: string(1 to 48);	1
	prob : matrix(1 to 3, 1 to 3);	1
	end record;	0
veriable sidentifiers	veriable item uneder – veet all.	1
<pre>variable <identifier> : <subtype_indication> [:=expression];</subtype_indication></identifier></pre>	variable item : node := root.all;	1
\square \qua		
subtype <identifier> is</identifier>	subtype small int is integer range 0 to 10;	1
<subtype_indication>;</subtype_indication>		
	constant N, N5 : integer := 5;	1
constant <identifier>:</identifier>		
<pre><subtype_indication> := <constant< pre=""></constant<></subtype_indication></pre>		
expression>;	signal my_word : word := X"01234567";	1
<pre>signal <identifier> : <subtype_indication> [</subtype_indication></identifier></pre>		
signal_kind] [:=expression];	shared variable status : status_type := stop;	1
shared variable <identifier> :</identifier>	file and file that are an existence of the Hills For death.	4
<pre>< subtype_indication> [:=expression];</pre>	file my_file : text open write_mode is "file5.dat";	1
file identifier : <subtype_indication></subtype_indication>		
[file_open_information];	alias mantissa:std_logic_vector(23 downto 0) is	0
	my_real(8 to 31);	1
alias <new_name> is</new_name>		
<existing_name_of_same_type>;</existing_name_of_same_type>	alias "<" is my_compare [my_type, my_type, return	0
alian navy mana filmulatura indicative 1	boolean];	1
<pre>alias new_name [: subtype_indication] : is [signature];</pre>	attribute enum_encoding of my_state : type is "001	0
[signature],	010 011 100 111";	1
attribute identifier : type_mark ;	, , , , , , , , , , , , , , , , , , , ,	-
,, _ ,		
<pre>group <identifier> is (<entity_class_list>);</entity_class_list></identifier></pre>	group my_stuff is (label <>);	1
disconnect <signal_name> : type_mark</signal_name>	disconnect my_sig : std_logic after 3 ns;	1
after <time_expression>;</time_expression>	aisconnect my_sig . stu_logic aiter 3 lis,	±
	<u> </u>	

DSS2 – component statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<pre>component < component_name > [is] [generic (variable_declarations >);]</pre>	<pre>component reg32 is generic (setup_time : time := 50 ps;</pre>	0
port (pulse_width : time := 100 ps);	1
<pre><input_and_output_variable_declarations></input_and_output_variable_declarations></pre>	<pre>port (input : in std_logic_vector(31 downto 0);</pre>	0
);	output: out std_logic_vector(31 downto 0);	0
<pre>end component <component_name>;</component_name></pre>	Load: in std_logic_vector;	0
	Clk : in std_logic_vector);	1
	end component reg32;	0

COMPILER DIRECTIVES

CDP1 – pragma statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
pragma <directive statement=""></directive>	pragma translate_off	1