



# **Verilog CodeCount™**

## **Counting Standard**

*University of Southern California*

**Center for Systems and Software Engineering**

January , 2013

**Revision Sheet**

Date	Version	Revision Description	Author
1/7/2013	1.0	Original Release	CSSE

# Table of Contents

No.	Contents	Page No.
1.0	<a href="#">Definitions</a>	4
1.1	<a href="#">SLOC</a>	4
1.2	<a href="#">Physical SLOC</a>	4
1.3	<a href="#">Logical SLOC</a>	4
1.4	<a href="#">Data declaration line</a>	4
1.5	<a href="#">Compiler directive</a>	4
1.6	<a href="#">Blank line</a>	4
1.7	<a href="#">Comment line</a>	5
1.8	<a href="#">Executable line of code</a>	5
2.0	<a href="#">Checklist for source statement counts</a>	6
3.0	<a href="#">Examples of logical SLOC counting</a>	7
3.1	<a href="#">Executable Lines</a>	7
3.1.1	<a href="#">Assignment Statements</a>	7
3.1.2	<a href="#">Block Statements</a>	7
3.2	<a href="#">Declaration lines</a>	9
3.3	<a href="#">Compiler directives</a>	11

# 1. Definitions

- 1.1. **SLOC** – Source Lines of Code is a unit used to measure the size of software program. SLOC counts the program source code based on a certain set of rules. SLOC is a key input for estimating project effort and is also used to calculate productivity and other measurements.
- 1.2. **Physical SLOC** – One physical SLOC is corresponding to one line starting with the first character and ending by a carriage return or an end-of-file marker of the same line, and which excludes the blank and comment line.
- 1.3. **Logical SLOC** – Lines of code intended to measure “statements”, which normally terminate by a semicolon (C/C++, Java, C#) or a carriage return (VB, Assembly), etc. Logical SLOC are not sensitive to format and style conventions, but they are language-dependent.
- 1.4. **Data declaration line or data line** – A line that contains declaration of data and used by an assembler or compiler to interpret other elements of the program.

The following table lists the Verilog keywords that denote data declaration lines:

Simple Data Types	Net Data Types	Register DataTypes	Input Data Types
event	supply0	reg	input
function	supply1		output
integer	tri		inout
module	tri0		
parameter	tri1		
real	triand		
realtime	trior		
task	trireg		
time	wand		
	wire		
	wor		

**Table 1 Data Declaration Types**

- 1.5. **Compiler Directives** – A statement that tells the compiler how to compile a program, but not what to compile.

The following table lists the Verilog directives:

`define	`include	`ifdef	`else
`endif	`timescale		

**Table 2 Compiler Directives**

- 1.6. **Blank Line** – A physical line of code, which contains any number of white space characters (spaces, tabs, form feed, carriage return, line feed, or their derivatives).

- 1.7. **Comment Line** – A comment is defined as a string of zero or more characters that follow language-specific comment delimiter.

Verilog comment delimiters are “//” and “/\*”. A whole comment line may span one line and does not contain any compilable source code. An embedded comment can co-exist with compilable source code on the same physical line. Banners and empty comments are treated as types of comments.

- 1.8. **Executable Line of code** – A line that contains software instruction executed during runtime and on which a breakpoint can be set in a debugging tool. An instruction can be stated in a simple or compound form.

- An executable line of code may contain the following program control statements:
  - Selection statements (if, ? operator, switch)
  - Iteration statements (for, while, do-while)
  - Empty statements (one or more “;”)
  - Jump statements (return, goto, break, continue, exit function)
  - Expression statements (function calls, assignment statements, operations, etc.)
  - Block statements
- An executable line of code may not contain the following statements:
  - Compiler directives
  - Data declaration (data) lines
  - Whole line comments, including empty comments and banners
  - Blank lines

## 2. Checklist for source statement counts

<u>PHYSICAL SLOC COUNTING RULES</u>			
MEASUREMENT UNIT	ORDER OF PRECEDENCE	PHYSICAL SLOC	COMMENTS
<b>Executable Lines</b>	1	One per line	
<b>Non-executable Lines</b>			
Declaration (Data) lines	2	One per line	
Compiler Directives	3	Once per directive	
Comments		Not Included (NI)	
One their own lines	4	NI	
Embedded	5	NI	
Banner	6	NI	
Empty Comments	7	NI	
Blank Lines	8	NI	

<u>LOGICAL SLOC COUNTING RULES</u>				
NO.	STRUCTURE	ORDER OF PRECEDENCE	LOGICAL SLOC RULES	COMMENTS
R01	Module/ Function/Task Declarations	1	Count once during definition	Declare then assignment statements are counted as declaration statements
R02	Assignment Statements	2	Count once	
R03	Block Statements	3	Count once	
R04	Statements ending by a semicolon	4	Count once per statement, including empty statement	
R05	Compiler Directive	5	Count once per directive	

### 3. Examples

#### EXECUTABLE LINES

#### ASSIGNMENT Statements

##### EAS1 – assign statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>assign</b> wire_variable = expression;	<b>assign</b> b = c&d;	1

#### BLOCK Statements

##### EBS1 – always statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>always</b> @(event_1 or event_2 or ...) <b>begin</b> ... statements ... <b>end</b>	<b>always</b> @(posedge c) <b>begin</b> a <= b; b <= a; <b>end</b>	1 0 1 1 0

##### EBS2 – initial statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>initial</b> <b>begin</b> ... statements ... <b>end</b>	<b>initial</b> <b>begin</b> clr = 0; // variables initialized at clk = 1; // beginning of the simulation <b>end</b>	0 0 1 1 0

##### EBS3 – if...else statement

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>if</b> (expression) <b>begin</b> ... statements ... <b>end</b> <b>else if</b> (expression) <b>begin</b> ... statements ... <b>end</b> ...more else if blocks ... <b>else</b> <b>begin</b> ... statements ... <b>end</b>	<b>if</b> (alu_func == 2'b00) aluout = a + b; <b>else if</b> (alu_func == 2'b01) aluout = a - b; <b>else if</b> (alu_func == 2'b10) aluout = a & b; <b>else</b> // alu_func == 2'b11 aluout = a   b; <b>if</b> (a == b) // This if with no else will generate <b>begin</b> // a latch for x and ot. This is so they x = 1; // will hold their old value if (a != b). ot = 4'b1111; <b>end</b>	1 1 1 1 1 1 0 1 1 0 1 1 1 0

**EBS4 – case statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>case</b> (expression) case_choice1: <b>begin</b> ... statements ... <b>end</b> case_choice2: <b>begin</b> ... statements ... <b>end</b> ... more case choices blocks ... <b>default:</b> <b>begin</b> ... statements ... <b>end</b> <b>endcase</b>	<b>case</b> (state) state0: <b>begin</b> <b>if</b> (start) nxt_st = state1; <b>else</b> nxt_st = state0; <b>end</b> state1: <b>begin</b> nxt_st = state2; <b>end</b> state2: <b>begin</b> <b>if</b> (skip3) nxt_st = state0; <b>else</b> nxt_st = state3; <b>end</b> state3: <b>begin</b> <b>if</b> (wait3) nxt_st = state3; <b>else</b> nxt_st = state0; <b>end</b> <b>default:</b> nxt_st = state0; <b>endcase</b>	1 1 2 1 0 1 1 0 1 1 1 0 1 1 1 0 1 0

**EBS5 – while statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>while</b> (expression) <b>begin</b> ... statements ... <b>end</b>	<b>while</b> (!overflow) <b>begin</b> @ (posedge clk); a = a + 1; <b>end</b>	1 1 1 0

**EBS6 – repeat statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>always</b> @(event_1 or event_2 or ...) <b>begin</b> ... statements ... <b>end</b>	<b>always</b> @(posedge c) <b>begin</b> a <= b; b <= a; <b>end</b>	1 0 1 1 0

**EBS7 – for statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>always</b> @(event_1 or event_2 or ...) <b>begin</b> ... statements ... <b>end</b>	<b>always</b> @(posedge c) <b>begin</b> a <= b; b <= a; <b>end</b>	1 0 1 1 0



**EBS8 – forever statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>always</b> @(event_1 or event_2 or ...) <b>begin</b> ... statements ... <b>end</b>	<b>always</b> @(posedge c) <b>begin</b> a <= b; b <= a; <b>end</b>	1 0 1 1 0

**DECLARATION OR DATA LINES****DDS1 – wire and supply statements**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>wire</b> [msb:lsb] wire_variable_list;	<b>wire</b> c; <i>// simple wire</i> <b>wand</b> d; <b>assign</b> d = a; <i>// value of d is the logical AND of</i> <b>assign</b> d = b; <i>// a and b</i> <b>wire</b> [9:0] A; <i>// a cable (vector) of 10 wires.</i>	1 1 1 1 1
<b>supply0</b> logic_0_wires; <b>supply1</b> logic_1_wires;	<b>supply0</b> my_gnd; <i>// equivalent to a wire assigned 0</i> <b>supply1</b> a, b;	1 1

**DDS2 – reg statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>reg</b> [msb:lsb] reg_variable_list;	<b>reg</b> a; <i>// single 1-bit register variable</i> <b>reg</b> [7:0] tom; <i>// an 8-bit vector; a bank of 8 registers.</i> <b>reg</b> [5:0] b, c; <i>// two 6-bit variables</i>	1 1 1

**DDS3 – input/output statements**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component_name> [is] [ <b>generic</b> ( variable_declarations ) ; ] <b>port</b> ( <input_and_output_variable_declarations> ); <b>end component</b> <component_name>;	<b>component</b> reg32 <b>is</b> <b>generic</b> ( setup_time : time := 50 ps; pulse_width : time := 100 ps ); <b>port</b> ( input : <b>in</b> std_logic_vector(31 downto 0); output: <b>out</b> std_logic_vector(31 downto 0); Load : <b>in</b> std_logic_vector; Clk : <b>in</b> std_logic_vector ); <b>end component</b> reg32;	0 0 1 0 0 0 1 0

**DDS4 – simple data types statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component_name> [is] [ <b>generic</b> ( variable_declarations ) ; ] <b>port</b> ( <input_and_output_variable_declarations> ) ; <b>end component</b> <component_name> ;	<b>component</b> reg32 is <b>generic</b> ( setup_time : time := 50 ps; pulse_width : time := 100 ps ); <b>port</b> ( input : <b>in</b> std_logic_vector(31 downto 0); output: <b>out</b> std_logic_vector(31 downto 0); Load : <b>in</b> std_logic_vector; Clk : <b>in</b> std_logic_vector ); <b>end component</b> reg32;	0 0 1 0 0 0 1 0

**DDS5 – module statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component_name> [is] [ <b>generic</b> ( variable_declarations ) ; ] <b>port</b> ( <input_and_output_variable_declarations> ) ; <b>end component</b> <component_name> ;	<b>component</b> reg32 is <b>generic</b> ( setup_time : time := 50 ps; pulse_width : time := 100 ps ); <b>port</b> ( input : <b>in</b> std_logic_vector(31 downto 0); output: <b>out</b> std_logic_vector(31 downto 0); Load : <b>in</b> std_logic_vector; Clk : <b>in</b> std_logic_vector ); <b>end component</b> reg32;	0 0 1 0 0 0 1 0

**DDS6 – function statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component_name> [is] [ <b>generic</b> ( variable_declarations ) ; ] <b>port</b> ( <input_and_output_variable_declarations> ) ; <b>end component</b> <component_name> ;	<b>component</b> reg32 is <b>generic</b> ( setup_time : time := 50 ps; pulse_width : time := 100 ps ); <b>port</b> ( input : <b>in</b> std_logic_vector(31 downto 0); output: <b>out</b> std_logic_vector(31 downto 0); Load : <b>in</b> std_logic_vector; Clk : <b>in</b> std_logic_vector ); <b>end component</b> reg32;	0 0 1 0 0 0 1 0

**DDS7 – task statement**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>component</b> <component_name> [is] [ <b>generic</b> ( variable_declarations ) ; ] <b>port</b> ( <input_and_output_variable_declarations> ) ; <b>end component</b> <component_name> ;	<b>component</b> reg32 is <b>generic</b> ( setup_time : time := 50 ps; pulse_width : time := 100 ps ); <b>port</b> ( input : <b>in</b> std_logic_vector(31 downto 0); output: <b>out</b> std_logic_vector(31 downto 0); Load : <b>in</b> std_logic_vector; Clk : <b>in</b> std_logic_vector ); <b>end component</b> reg32;	0 0 1 0 0 0 1 0

COMPILER DIRECTIVES**CDL1 – directive types**

GENERAL EXAMPLE	SPECIFIC EXAMPLE	SLOC COUNT
<b>`timescale</b> time_unit / time_precision	<b>`timescale</b> 1 ns /100 ps <i>// time unit = 1ns; precision = 1/10ns;</i>	1 0
<b>`define</b> macro_name text_string	<b>`define</b> add_lsb a[7:0] + b[7:0]	1
<b>`include</b> file_name	<b>`include</b> "dclr.v"	1
<b>`ifdef</b> macro ...statements...	<b>`ifdef</b> FIRST <b>\$display</b> ("First code is compiled");	1 1
<b>`else</b> ...statements...	<b>`else</b>	1
<b>`endif</b>	<b>`ifdef</b> SECOND <b>\$display</b> ("Second code is compiled");	1 1
	<b>`else</b> <b>\$display</b> ("Default code is compiled");	1 1
	<b>`endif</b>	1
	<b>`endif</b>	1