NOTES:

Project Drawing Numbers:
 Raw PCB

Bill of Materials

Raw PCB 100-0321003-D1
Gerber Files 110-0321003-D1
PCB Design Files 120-0321003-D1
Assembly Drawing 130-0321003-D1
Fab Drawing 140-0321003-D1
Schematic Drawing 150-0321003-D1
PCB Film 160-0321003-D1


Schematic Design Files 180-0321003-D1 Functional Specification 210-0321003-D1 PCB Layout Guidelines 220-0321003-D1 Assembly Rework 320-0321003-D1

170-0321003-D1

Preliminary Schematic DO NOT COPY

2.1543 Parts, 88 Library Parts, 1330 Nets, 6643 Pins

Cyclone V SoC FPGA Development Kit Board



		3	2 1
REV	DATE	PAGES	DESCRIPTION
D1	07/29/2013	All	INITIAL REVISION A RELEASE
	+		
			E
-			
	+	 	
	<u> </u>		
	+	+	
<u> </u>			
	+	 	

PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Block Diag, Rev. History	30	Power 3 - 1.5V FPGA
2	FPGA Package Top	31	Power 3 - 2.5V FPGA
3	PCI Express Edge Connector	32	Power 3 - 2.5V HPS
4	Cyclone V GX SoC Bank 3,4	33	Power 3 - 1.5V & 1.5V HPS
5	Cyclone V GX SoC Bank 5,6	34	Power 3 - 3.3V HPS
6	Cyclone V GX SoC Bank 7	35	Power 1.1V_HPS , 5.0V , 1.8V
7	Cyclone V GX SoC Bank 8	36	Power 4 - Linear Regulators
8	Cyclone V GX SoC Transceiver Banks	37	Power 6 - Power & Temp Monitor
9	Cyclone V GX SoC Clocks	38	CycloneV GX SOC Power
10	PLL	39	CycloneV GX SOC Ground
11	Cyclone V GX SoC Configuration	40	Decoupling
12	JTAG	41	Changes History
13	1024MB DDR3 (x32) - FPGA		
14	1024MB DDR3 (x32 + ECC) - HPS		
15	FLASH , EPCQ		
16	5M2210 System Controller		
17	HSMC PORT A		
18	10/100/1000 Ethernet - HPS		
19	10/100M Ethernet - FPGA		
20	SDI Cable Driver , SMA & SMB		
21	QSPI FLASH & RESET Circuit		
22	USB2.0 & Micro SD Card		
23	User I/O , RTC		
24	UART , CAN		
25	On - Board USB Blaster II		
26	FPGA Power Monitor		
27	HPS Power Monitor		
28	Power 1 - DC I/P & 12V , 3.3V O/P		
29	Power 2		





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121


Title Cyclone V SoC FPGA Development Kit Board
Copyright (c) 2013, Altera Corporation. All Rights Reserved.

150-0321003-D1 (6XX-44184R) e: Tuesday, October 15, 2013 | Sheet 1 of 41

FPGA Package Top View


Top View - Wire Bond Cyclone V - 5CSXFC6D6F31C7


	I/O Bank	Usage	VCCIO Voltage	VREF Voltage	VCCPD Voltage
1	B2L	0/14(0%)		1	1/2-2
2	B1L	0/14(0%)			
3	B0L	0/14(0%)		()	
4	3A	28 / 32 (88 %)	2.5V	1 429	2.5V
5	3B	43 / 48 (90 %)	1.5V	0.75V	2.5V
6	4A	58 / 80 (73 %)	1.5V	0.75V	2.5V
7	5A	25 / 32 (78 %)	2.5V		2.5V
8	5B	13/16(81%)	2.5V	(10	2.5V
9	6B	34 / 45 (76 %)	1.5V	0.75V	2.5V
10	6A	48 / 57 (84 %)	1.5V	0.75V	2.5V
11	7A	19/19(100%)	3.3V	()	3.3V
12	7B	20 / 22 (91 %)	3.3V	V439	3.3V
13	7C	12/12(100%)	3.3V		3.3V
14	7D	12 / 14 (86 %)	3.3V		3.3V
15	8A	74 / 80 (93 %)	2.5V	8 7.5 8	2.5V








	Alte	era Corporation, 9330 Scranton Ro	d #400, Sa	an Dieg	jo, CA	9212	1
	Title	Cyclone V SoC FPGA D	evelop	men	t Kit	Boa	ard
		Copyright (c) 2013, Altera Corporation	. All Rights	Reserve	d.		
	Size	Document Number					Rev
)	В	150-0321003-D1	(6X	(X-44	1184	R)	D1
	Date:	Tuesday, October 15, 2013	Sheet	2	of	41	




















































SDI Cable Driver, Equalizer, SMA Option and SMB 75 Ohm Impedance 3.3V_SDI R91 SDI_TXDRV_FILTER_P 3.3V_SDI 3.3V_SDI Right Angle VCC SDI_TXDRV_P SDI_TXDRV_N Route traces at secondary side ENABLE 3.3V_SDI R85 R75 3.3V_SDI 10K 75 C86 4.7uF SDI_TXBNC_N CENTERPAD 49.9 49.9 SDI Cable Driver, LMH0303SQx R443 Manufacturer = Texas Instruments PART_NUMBER = LMH0303SQx SDI_TXDRV_FILTER_N C85 R442 3.3V_SDI 0.01uF 120 ohm FB 75 Ohm Impedance L11 5.6nH SDI_IN_FILTER_P1 C120 || 1.0UF SDI_IN_P1 3.3V_SDI R127 CAD Note: CAD Note: Overlap C188 & R286 Route traces at VCC1 VCC2 secondary side 37.4 C103 C117 | 4.7UF SPI_EN 3.3V_SDI AUTO_SLEEP From EPM2210 CAD Note: Overlap C189 & R284 C97 1.0UF VEE1 VEE2 DAP MUTEref R126 Read-Only (Auto-Mute) SDI Cable Equalizer, LMH0384SQ Manufacturer = Texas Instruments 3.3V_SDI PART_NUMBER = LMH0384SQ Altera Worldwide Service, Plot 6, Bayan Lepas Technoplex, Penang, Malaysia Green_LED Cyclone V SoC FPGA Development Kit Board Copyright (c) 2013, Altera Corporation. All Rights Reserved. 150-0321003-D1 D1 (6XX-44184R) Tuesday, October 15, 2013
























































REV	DATE	PAGES	DESCRIPTION
D1	06/28/2013	29-35	Initial version with Enpirion Power Supply
	07/01/2013	30-35	Input cap configuration is changed from 2 x 1206 caps to 1 x 1206 cap
	07/01/2013	30-35	Output cap configuration is changed from 2 x 1206 caps to 2 x 0805 caps
	07/01/2013	29-35	Input sense resistor 1206 size is added
	07/01/2013	29	0 ohm resistor DNL is added for current sensing option at load,OCP circuit is added
	07/03/2013	29-35	Added SMT testpoints at 0 ohm resistor at input rails
	07/03/2013	6	U21.F16 is connected to CODEC_SEL, R32 marked DNL
	07/03/2013	14	R390 and R391 changed to 1K
	07/03/2013	19	R479,R512,R515 changed to 4.7K 1% with load option. R480, R512,R276,R274 marked as DNL
	07/03/2013	19	R522 is added with 4.7K DNL on RNET2_TX_CLK_FB net. R526,RR525 is changed to 0 Ohm Id
	07/03/2013	21	U5 is changed to N25Q512A83GSF40F. R319 is marked as DNL, R311 is changed to 4.7K
	07/03/2013	22	U1 is cahnged to MAX14523B. Changed C1 to 1uF,C8 to 1uF. C9,C243,C242,C2,C3 were remo
	07/03/2013	22	J1 change to Micro AB USB type connector.
	07/03/2013	27	Netnames were corrected as per correct power rail name.
	07/10/2013	21	Warm Reset signal is connected to U5 pin3.
	07/10/2013	6	J32 pin 10 is conncted to 3.3V from 5V
	07/10/2013	35	PIN 9 of U36 pulled to 2.5V HPS.
	07/16/2013	21,16	Connected QSPI reset signal on pin 3 of U5 to pin C11 of the MAX V system controller U19
	07/23/2013	19	R522,R274,R276 is changed to Load from DNL.U45 changed to UPD60620AGK-GAK-AX#YB1
	07/26/2013	30-35	560 Ohm resistors from PG to PVIN on the EN2340 parts are made Install
	07/26/2013	30-35	All the input sense resistors are changed to 0805 size.
	07/26/2013	14,21	R389,R390 changed to 33 ohms. Added 2K pull up on QSPI RESET signal.
	07/26/2013	22	Added 10K pull up in SD_DAT0,
	07/26/2013	23	R425 is changed to DNI and R434 is changed to 0 ohm load.
	07/26/2013	38	VCC_AUX pins connected to 2.5V_FPGA_FILT from 2.5V_HPS_FILT
	07/26/2013	40	1uF 0402 cap is added on 2.5V FPGA FILT net
	08/01/2013	40	Added 10K pullup on SD_DAT0,SD_DAT1,SD_DAT2,SD_CMD. 316K pull down on SD_DAT3.
	08/06/2013	6,17	Added RC termination on JTAG MUX TCK and JTAG HPS TCK
	08/07/2013	12	Removed DNI resistors from JTAG chain - R343R344,R345,R346,R351,R352,R353,R354,R355,R356,R357,R358,R359,R360,R361,R380,R381,R382,R383,R384,R385,R386,R387,R398,R399,R400,R401,R402,R403,R404,R405.



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title Cyclone V SoC FPGA Development Kit Board

Copyright (c) 2013, Altera Corporation. All Rights Reserved.

Size Document Number

B 150-0321003-D1 (6XX-44184R)

Date: Tuesday, October 15, 2013 Sheet 41 of 41