FEATURES

- Altera Cyclone V SX-U672 SoC
 - Dual ARM Cortex- A9 MPU
 800MHz max clock speed
 Dual NEON SIMD Coprocessors
 32 KB L1 Program Cache (per core)
 32 KB L1 Data Cache (per core)
 512 KB L2 Cache (shared)
 64 KB on-chip RAM
 ECC Support
 - Up to 133 User FPGA I/O Pins
 - 44 CPU I/O Pins
 - 6 High speed transceivers

Memory

- 1GB DDR3 CPU RAM x32 bits + ECC
- 256MB DDR3 FPGA RAM x8 bits (optional)
- 32 MB QPSI NOR FLASH
- Integrated Power Management
- JTAG connector on-module

• FPGA Fabric

- Up To 110K Logic Elements (LE)
- 460Mhz Global Clock
- Up To 5.1Mb M10K Memory
- Up To 621Kb MLAB Memory
- Up To 112 DSP Blocks
- Up To 6 FPGA PLLs
- Fractional PLL Outputs on each PLL
- Low Power Serial Transceivers
 - 3.125Gbps Transceivers
 - PCIe Hard IP Block (Gen1.1 x1 or x4)
- Power, Reset and Clock Management
- Mechanical
 - 314-Pin Card Edge Connector
 - Small 82mm (3.2") x 39mm (1.5") size



Actual Size

• Hard Processor System (HPS)

- Selection of boot sources
- Up to 2 10/100/1000 Mbps RGMII
- Up to 2 USB 2.0 OTG Ports
- Up to 2 CAN Interfaces
- Up to 2 UARTs
- 1 MMC/SD/SDIO
- Up to 4 I2C controllers
- Up to 2 master/2 slave SPI
- 3 HPS PLLs

APPLICATIONS

- Machine Vision
- Test and Measurement
- Embedded Instrumentation
- Industrial Automation and Control
- Industrial Instrumentation
- Medical Instrumentation
- Closed Loop Motor Control

BENEFITS

- Rapid Development / Deployment
- Multiple Connectivity and I/O Options
- Rich User Interfaces
- High System Integration
- High Level OS Support
 - Linux
 - Micrium uC/OS (via 3rd Party)
 - Android (via 3rd Party)
 - QNX (via 3rd Party)



DESCRIPTION

The MityARM-5CSX is a highly configurable, small form-factor System-on-Module (SoM) that features an Altera Cyclone V System-on-Chip (SoC). The module includes NOR FLASH and DDR3 RAM memory subsystems. The MityARM-5CSX provides a complete and flexible CPU infrastructure for highly integrated embedded systems.

The Cyclone V SoC provides Dual-core Cortex-A9 32-bit RISC processor with dual NEON SIMD coprocessors. This MPU is capable of running a rich set of real-time operating systems containing software applications programming interfaces (APIs) expected by modern system designers. The ARM architecture supports several operating systems, including Linux, Micrium uC/OS, Android and QNX.

256 MB 256 MB 256 MB 256 MB 256 MB DDR3 RAM DDR3 RAM DDR3 RAM DDR3 RAM DDR3 RAM х8 x8 x8 x8 RGB LED 16Kb HPS DDR3 Interface (32 bits wide + 8 bits ECC) RTC QUAD SPI (2 Chip Selects) Boot FLASH Altera SoC Cyclone V SX 32 MBytes 145 FPGA Pins, 188 CPU Pins, 6 Xcvrs Power Supply JTAG Connector Generation Up to 133 User FPGA I/O or 107 User FPGA I/O with FPGA DDR (HPS & FPGA) And 44 User HPS I/O Sequencing 256 MB DUAL ARM Cortex A9 800 MHz FPGA Fabric + High Speed Interconnect X8 (optional) 26 JSB1 Bank3A/5B FPGA I/O (without FPGA DDR) USB OTG PHY Bank3B FPGA I/O Bank8A FPGA I/O Bank5A FPGA I/O Bank4A FPGA I/O HPS CLK/RESET FPGA CONFIG **UARTO TX/RX** RGMII1 / NAND / CAN/I2C/SP SB +V_B4A +V_B8A OTG 314-pin Edge Connector

MityARM-5CSX System On Module Block Diagram

Figure 1 MityARM-5CSX Block Diagram

Figure 1 provides a top level block diagram of the MityARM-5CSX processor card. As shown in the figure, the primary interface to the MityARM-5CSX is through a 314-Pin card edge interface. Details of the edge connector interface are included in the Card Edge Interface Description section.



MityARM-5CSX Onboard Storage

DDR3 Memory – HPS Memory

The MityARM-5CSX includes one dedicated 40 bit DDR3 memory interface. The memory interface is 40-bits wide including 8-bits for ECC. The standard MityARM-5CSX includes 1GB of DDR3 RAM integrated on the module with options for additional memory configurations.

This HPS DDR3 memory is available for both the HPS (Cortex-A9 ARM cores) as well as the FPGA fabric through either the AXI or Avalon high speed interfaces internal to the Cyclone V.

DDR3 Memory – **FPGA** Memory (Optional)

The MityARM-5CSX also includes an optional 256MB DDR3 connected directly to the Cyclone V FPGA fabric. This memory is exclusively for the use of the FPGA fabric for buffering and local storage and is available through a high speed, low latency direct connect.

A total of 26 additional FPGA I/O is available through the card edge connector in models that do not feature the FPGA DDR3 memory. See Table 9: Orderable Model Numbers for additional details.

HPS-FPGA AXI

The high bandwidth HPS-FPGA AXI bridges provided by Altera in the Cyclone V SoC allow masters in the FPGA fabric to communicate with slaves in the HPS logic and vice versa. These bridges can be configured for 32, 64, or 128 bit widths.

For example, designers can instantiate additional memories or peripherals in the FPGA fabric, and master interfaces belonging to components in the HPS logic can access them. Designers can also instantiate components such as a Nios® II processor in the FPGA fabric and their master interfaces can access memories or peripherals in the HPS logic, including DDR3 Memory – HPS Memory.

NOR FLASH

32 MB (2 x 128Mb) of on-board NOR FLASH memory is connected to the Cyclone 5 using a Quad Serial Peripheral Interface (QSPI SS0 and SS1). This is a reliable flash memory that can be used as a boot media for the module.

Configuration EEPROM

The MityARM-5CSX contains a 2048 x 8-bit EEPROM that is used to hold configuration data for the module. The EEPROM is connected to the Cyclone V using the I2C0 interface. This EEPROM contains information such as the module type, Serial Number, and MAC addresses for the Ethernet interfaces.



On-board Interfaces

The following on-board interfaces were chosen to provide the most flexibility for end user applications. As many HPS MUX options as possible were left available for the user. These interfaces should not be muxed external to the module on other pins.

Console Serial port

The console serial port (UART0) is supported on pins 2 (RX) and 4 (TX) of the 314-Pin Card Edge Connector with a simple TX/RX interface. By default, the flow control signals are not enabled but can be added to the console serial interface if desired.

Please reference the Card Edge Pin-Out for specific Cyclone V pin-connections.

I2C0 Interface

The I2C0 peripheral is consumed local to the module. It is used for the Real Time Clock, Configuration EEPROM, and to control a PWM LED driver for status and debug.

Table 1: I2C0 Peripherals

Address	Device	Feature
1000010	AS3668	LED Driver for RGB Status LED and a Green LED
1010XXX	FT24C16A	16Kbit EEPROM for factory config parameters
1101001	AB1803-T3	Real Time Clock

OuadSPI Interface

The QUADSPI peripheral is wired to Bank 7B and is used for the NOR FLASH interface on the module. Both Slave select 0 and slave select 1 have been utilized for this NOR memory.

Table 2: QSPI Slave Selects

Slave Select	Feature
0	128Mb –x4 width
1	128Mb –x4 width

USB-2.0 OTG Phy

The USB1 interface of the 5CSX processor is connected directly to a USB 2.0 OTG phy on the module itself. Only the necessary USB ID, power and data pins are brought off the module.

Please see Table 7 for the specific pin locations.



Debug JTAG/TRACE Emulator

The JTAG and TRACE interface signals for the 5CSX processor have been brought out to a Hirose header, J2, which is intended for use with an available Critical Link breakout adapter. This header can be removed for production units; please contact your Critical Link representative for details.

The debug adapter is not included with individual modules but is included with each Critical Link MityARM-5CSX Development Kit that is ordered. If an adapter is needed please contact your Critical Link representative.



External Interfaces

The Cyclone V makes extensive use of functional pin multiplexing to provide a highly configurable device that can be tailored to a multitude of applications.

HPS Interfaces

A list of the interfaces/functions that are available to the user from the HPS is provided below.

- Up To 2 Universal Serial Bus (USB) 2.0 High-Speed On-The-Go (OTG) port
- 2 Controller-Area Network (CAN) ports
- Up To 2 Gigabit Ethernet MAC's (10/100/1000 Mbps)
- 1 MMC/SD/SDIO ports
- 4 Serial Peripheral (SPI) ports
 - o 2 Master
 - o 2 Slave
- 2 Universal Asynchronous Receive/Transmit (UART) ports
- 4 Inter-Integrated Circuit (I2C) ports
 - o I2C0 is connected to the on-board EEPROM, RTC and LED Driver
- JTAG/Debugger port

Additionally, most of the pin multiplexed signals can be configured as general purpose I/O signals with interrupt capability.

FPGA Interfaces

GPIO

Up to 133 FPGA Input/Output pins are available externally to a module that does not utilize FPGA memory and 107 FPGA Input/Output pins are available externally for modules that do utilize the FPGA memory.

3.125 Gbps Transceivers

A total of six (6) 3.125Gbps transceivers are available on the module for supporting high speed serial interfaces.



Configuration and Boot Modes

The Cyclone V has two groups of pins that are read during reset to determine which media to boot from for the HPS and one group of pins that is used to configure the FPGA.

Please see Table 7 for the specific pin locations.

HPS Configuration pins

The BSEL and CSEL pins determine which memory interface has the bootloader and how to clock the interface. For booting the HPS, the BSEL and CSEL pins details are covered in CV-5400A^[1].

BSEL (HPS Boot Select at Reset)

The MityARM-5CSX module can boot from a number of devices and identified in Table 3 below. Pull-ups and pull-downs must be included in the base-board design to select the correct boot option; please consult the MityARM-5CSX Carrier Board Design Guide for details.

Table 3 lists the BSEL values that could be used on a MityARM-5CSX design. The necessary BSEL configuration pins are all exposed to the edge connector for their HPS peripheral functions, Table 7.

Table 3: BSEL Values

BSEL Value	Boot device
0x0	Reserved
0x1	FPGA (HPS-to-FPGA bridge)
0x2	1.8V NAND flash memory
0x5	3.0V SD/MMC flash memory with external transceiver
0x7	3.0V SPI or Quad SPI flash memory

CSEL[0:1] (HPS Clock Select at Reset)

The HPS signals that include the two CLKSEL boot configuration options are exposed on the module's edge connector pins. These need to be pulled to the desired clock select option for your design. The default is to use the MityARM-5CSX module's included 25MHz clock source into the osc1_clk pin. Please consult the MityARM-5CSX Carrier Board Design Guide for details.

The CSEL settings allow some of the HPS peripherals to run from a different clock source than the main HPS reference. Refer to CV-5400A^[1] for the CSEL setting details.



FPGA Configuration Pins

The FPGA MSEL configuration input pins are dedicated inputs that should be connected directly to either power or ground. These define where the FPGA configuration boot stream will come from and the master that will clock the interface. Please see <u>CV-52007</u>^[2] for details on what value to use for the MSEL connections and the MityARM-5CSX Carrier Board Design Guide for further recommendations.

MSEL (FPGA Configuration Mode Select at Power-On-Reset)

The MSEL should be set to FPPx16 if the design is going to use the FPGA Manager. With MSEL set to FPP, the HPS will be able to load the FPGA using the FPGA manager. This works in both FPPx16 and FPPx32 modes, but partial reconfiguration only works if set to FPPx16. The MSEL may be internally adjusted in the future using the HPS when it is configured first, the initial devices are not able to exercise this functionality.

For modules that include the optional DDR memory connected to the FPGA fabric I/Os the FPP configuration modes are not supported because the Bank 3A pins are consumed by the DDR interface. If the FPGA needs to be loaded first, the serial configuration modes are available, but the HPS will not be able to use the FPGA Manager to reconfigure the logic.

When configuring the FPGA through the HPS, MSEL can be:

- FPPx16 or FPPx32 (required for FPGA Manager to function properly)
- FPPx16 mode required to support partial reconfiguration
- Set MSEL to boot peripheral image. Can be from a prom or from the HPS preloader.
- Using the internal HPS FPGA Manager

Supported MSEL Options

- FPP Fast Passive Parallel (Modules without FPGA DDR only) FPP configuration is expected to work on the future module without FPGA DDR and FPPx16 is the default mode to use for booting from HPS.
- PS Passive Serial
 1bit @ 125MHz Max 10000 and 10001
- AS Active Serial
 1bit or 4bit @ 100MHz Max 10010 and 10011
- CVP Config via Protocol (over the PCI Express bus)
 This mode is supported for production Cyclone V silicon, but not for the modules shipped with early silicon. These early silicon modules are identified with a –X indicator at the end of their Critical Link model number, Table 9.



Because the MSEL connections are dedicated inputs that should be tied directly to a power supply or ground, they are arranged on the edge connector to help isolate clock signals from crosstalk. They are also used for return current paths to improve signal integrity. To get this benefit, there are 1000pF capacitors on each of these signals on the module. The baseboard design must also include these caps to get the additional return current path benefits if they are not directly connected to ground.

Debug LEDs

There are 5 debug LEDs on the MityARM-5CSX module. Three of them are on/off status LED's tied to a specific condition and the other two are controlled by software through the LED controller on the I2C0 interface, Table 1.

The LED's have been identified in Figure 2.

General Status LED's

Trace Debug

D3 indicates that the JTAG/TRACE adapter board has been inserted into J2 of the module and was detected.

Power OK

D4 indicates the MityARM-5CSX on-module +3.3V supply is operating.

Configuration Debug

D2 indicates that FPGA configuration is not complete by lighting a yellow LED. This is only a warning rather than an error because the HPS can still boot and load the FPGA.

I2C Controllable LED's

Status Feedback

The first LED, D1, is an RGB LED which is controlled when using the UBoot image provided by Critical Link.

The second LED, D5, is a green LED that is also controlled by the LED controller on the I2C0 interface.



Software and Application Development Support

Users of the MityARM-5CSX are encouraged to develop applications using the MityARM-5CSX software development kit provided by Critical Link LLC. The SDK is an expansion of the Altera platform support package for the Cyclone V and includes an implementation of a Yocto Project-compatible board support package providing an Angstrom based Linux root filesystem/distribution and compatible gcc compiler toolchain with debugger. Additional embedded Linux support is available from TimeSys, Inc.

Growth Options

The MityARM-5CSX has been designed to support several upgrade options. These options include a range of speed grades, FPGA DDR memory, I/O, main DDR memory configurations, and operating temperature specifications including commercial and industrial temperature ranges. The available options are listed in the section below containing ordering information. For additional ordering information and details regarding these options, or to inquire about a particular configuration not listed below, please contact a Critical Link sales representative.

Absolute Maximum Ratings

If Military/Aerospace specified cards are required, please contact the Critical Link Sales Office or unit Distributors for availability and specifications.

Table 4: Absolute Maximum Ratings

Maximum Supply Voltage	5.2V
Storage Temperature Range	-55°C to 150C

Operating Conditions

The following are the recommended environmental operating conditions. For specifications not contained in this table please contact a Critical Link sales representative.

Table 5: Operating Conditions

Temperature Range	Ambient Temperature
Commercial	0°C to 70C
Industrial	-40°C to 85C



Thermal Management

The MityARM-5CSX module requires careful consideration of thermal management. Depending on processor load, thermal management may be required for operation at room temperatures and above. The primary thermal concern is with the Cyclone V SoC device. Even when idle, case temperature on this device rises significantly. Additional processing activity will require more power consumption and more heat dissipation.

Critical Link has operated the MityARM-5CSX module without a heat sink or air flow on bench tops at room temperatures for long periods of time without issue.

Thermal management is a system level issue that must be addressed in conjunction with the overall system design. Some systems may have available airflow with limited space for a heat sink; others may have room for a heat sink with or without the possibility for additional airflow. As a result, the approach taken for thermal management is a design consideration that must be addressed by the overall system designers when integrating the MityARM-5CSX into an end product.

Every end product is different and it is advisable to perform thorough testing to ensure that the product will meet desired performance and longevity specifications. We recommend that customers utilize Altera's Early Power Estimator (EPE) for the Cyclone V 5CSX. This utility will assist in estimating the potential power usage of the processor for a given application. Details can be found on the PowerPlay EPE[4] page at Altera.com. In order to achieve reliable operation at the maximum specified operating temperatures it has been determined that heat dissipation will likely be required.

Example Thermal Dissipation Scenarios

By utilizing the PowerPlay EPE for the Cylcone V SoC Critical Link has provided some example scenarios detailing the effects of different cooling fin and airflows. Please be advised these are only estimations based on the Altera modeling tool that are only being used to illustrate the effect of different heat dissipation techniques and are not tested conditions by Critical Link.

Table 6: Example EPE Based Scenarios

	r		
Cyclone V Power	Fin Size	Airflow	Max Ambient
2.90W	23 mm	200 LFM	71C
4.25W	15 mm	None	49C
4.25W	15 mm	100 LFM	55C
4.25W	15 mm	400 LFM	65C
4.25W	23 mm	200 LFM	65C
4.25W	28 mm	400 LFM	67C



Card-Edge Interface Description

The primary interface connector for the MityARM-5CSX is the 314-pin card edge interface which contains 7 classes of signals:

- Power (PWR)
- Bank IO Power (PWR_VIO)
- FPGA Bank Power (PWR_FPGA)
- Dedicated signals mapped to the Cyclone V SoC HPS / FPGA pins (5CSX_D)
- Multi-function signals mapped to the Cyclone V SoC HPS pins (5CSX_HPS)
- General purpose I/O pins mapped to the Cyclone V SoC FPGA pins (5CSX_IO)
- Dedicated 3.125Gbps Transceiver signals mapped to the Cyclone V SoC (5CSX_GXB)

Table 7 contains a summary of the MityARM-5CSX pin-mapping.

Card-Edge Mating Connector

The MityARM-5CSX module mates with a single connector that contains all of the power and I/O for the module. The mating socket is a 314-pin MXM 3.0 type connector. An example connector is a JAE - MM70-314-310B1-1-R300 which is available from distributors such as Digikey and Mouser.

More information is available in the MityARM-5CSX Carrier Board Design guide from Critical Link.



Table 7: MityARM-5CSX Edge Connector Pin-Out

Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin Number			Number	5CSXFC6 U672	Select 3	Select 2		Select 0
1	PWR	+5VIN		0072				
2	5CSX HPS	UARTO RX	7A	B19	CAN0 RX	UARTO RX	SPIM1 MISO	HPS GPIO65
3	PWR	+5VIN		-	- · · · · · -			
4	5CSX HPS	UARTO TX,CLKSELO	7A	C16	CAN0 TX,CLKSEL0	UARTO TX,CLKSELO	SPIM1 SS0	HPS GPIO66
5	PWR	+5VIN					_	_
6	5CSX_HPS	UART0_RTS/SPIM0_MOSI/I2C1_SCL/HPS_GPIO58	7A	C17	SPIM0_MOSI	I2C1_SCL	UART0_RTS	HPS_GPIO58
7	PWR	+5VIN						
8	5CSX_HPS	UART0_CTS/SPIM0_CLK/I2C1_SDA/HPS_GPIO57	7A	A18	SPIM0_CLK	I2C1_SDA	UART0_CTS	HPS_GPIO57
9	PWR	+5VIN						
10	5CSX_HPS	CAN0_TX,CLKSEL1/HPS_GPIO62	7A	H17	UART0_TX,CLKSEL1	CAN0_TX,CLKSEL1	SPIM1_SS1	HPS_GPIO62
11	PWR	GND						
12	5CSX_HPS	CAN0_RX/SPIM0_SS1/HPS_GPIO61	7A	A17	UART0_RX	CAN0_RX	SPIM0_SS1	HPS_GPIO61
13	PWR	GND						
14	5CSX_HPS	CAN1_TX,BOOTSEL0/SPIM0_SS0/HPS_GPIO60	7A	J17	SPIM0_SS0	CAN1_TX,BOOTSEL0	UART1_RTS,BOOTSEL0	HPS_GPIO60
15	PWR	GND						
16	5CSX_HPS	CAN1_RX/SPIM0_MISO/HPS_GPIO59	7A	B18	SPIM0_MISO	CAN1_RX	UART1_CTS	HPS_GPIO59
17	PWR	GND						
18	PWR	+3VBAT						
19	5CSX_D	B7A_HPS_CLK2	7A	D20				
20	5CSX_HPS	TRACE_D7/SPIS1_MISO/HPS_GPIO56	7A	C18	TRACE_D7	SPIS1_MISO	I2C0_SCL	HPS_GPIO56
21	5CSX_D	nPERSTL1/B5A_RX_R6n	5A	W15				
22	5CSX_HPS	TRACE_D6/SPIS1_SS0/HPS_GPIO55	7A	A19	TRACE_D6	SPIS1_SS0	I2C0_SDA	HPS_GPIO55
23	5CSX_D	HPS_nRST	7A	A23				
24	5CSX_HPS	TRACE_D5/SPIS1_MOSI/CAN1_TX/HPS_GPIO54	7A	J18	TRACE_D5	SPIS1_MOSI	CAN1_TX	HPS_GPIO54
25	5CSX_D	HPS_nPOR	7A	H19				
26	5CSX_HPS	TRACE_D4/SPIS1_CLK/CAN1_RX/HPS_GPIO53	7A	A20	TRACE_D4	SPIS1_CLK	CAN1_RX	HPS_GPIO53
27	EGGYL TYPO	B3B_FPGA_DCLK	3A	AA8	TER LOT DO	anyan aan	YACI GGY	VIDO CINO SO
28	5CSX_HPS	TRACE_D3/SPIS0_SS0/I2C1_SCL/HPS_GPIO52	7A	K18	TRACE_D3	SPIS0_SS0	I2C1_SCL	HPS_GPIO52
29	5CSX_D	MSELO	9A	J10	TED A CIT. TO	CDYGO NGGO	Yadi da i	VIDO ODVOSI
30	5CSX_HPS	TRACE_D2/SPIS0_MISO/I2C1_SDA/HPS_GPIO51	7A	A21	TRACE_D2	SPIS0_MISO	I2C1_SDA	HPS_GPIO51
31	FOOV IDO	B3B_FPGA_D3 TRACE_D1/SPIS0_MOSI/HPS_GPIO50	3A	AB6	TDACE DI	CDICO MOCI	HADTO TV	IIDC CDIOSO
32	5CSX_HPS	B3B FPGA D2	7A 3A	B21 AC5	TRACE_D1	SPIS0_MOSI	UART0_TX	HPS_GPIO50
	5CSX_HPS	TRACE D0/SPIS0 CLK/HPS GPIO49	7A	ACS A22	TRACE_D0	SPIS0_CLK	UART0_RX	HPS_GPIO49
34 35	JCSA_HFS	B3B_FPGA_D1	7A 3A	AC6	TRACE_DU	SFISU_CLK	UAKIU_KA	HF3_UF1U49
36	5CSX D	MSEL4	9A	K9			1	
37	コピシヤーロ	B3B FPGA D0	9A 3A	AD7			1	
38	5CSX HPS	TRACE CLK	7A	C21	TRACE CLK		1	HPS GPIO48
39	5CSX_HPS	nCONFIG	9A	F7	TRACE_CER		+	111 5_OF1O46
40	PWR	GND	γA	1'/			1	
41	5CSX D	nSTATUS	9A	H8				
42	5CSX_D	Reserved (Due to DDR FPGA Memory))A	110			1	
43	5CSX_IO	nCSO	3A	AA6				
44	5CSX_IO	Reserved (Due to DDR FPGA Memory)	3/1	71/10				
45	5CSX_IO	MSEL1	9A	Н9				
46	PWR FPGA	+2.5V	711	11/				
40	I WK_ITUA	T4.J ¥				l		L



Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin Number			Number	5CSXFC6 U672	Select 3	Select 2		Select 0
47	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
48	PWR_VIO	+VIO_4A						
49	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
50	PWR	GND						
51	5CSX_D	MSEL2	9A	G6				
52	5CSX_IO	B4A_TX_B80p/DQ8B/B_DM_4	4A	AF27				
53	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
54	5CSX_IO	B4A_TX_B80n/DQ8B/B_DQ_39	4A	AF28				
55	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
56	5CSX_IO	B4A_TX_B77p/DQ8B/B_DQ_38	4A	AG28				
57	5CSX_D	MSEL3	9A	K10				
58	5CSX_IO	B4A_TX_B77n/DQ8B/GND	4A	AH27				
59	PWR	GND						
60	5CSX_IO	B4A_TX_B76n/DQ8B/B_DQ_35	4A	AH26				
61	5CSX_IO	B4A_RX_B78p/DQ8B/B_DQ_37	4A	AF25				
62	5CSX_IO	B4A_TX_B73p/DQ8B/B_DQ_34	4A	AG26				
63	5CSX_IO	B4A_RX_B78n/DQ8B/B_DQ_36	4A	AG25				
64	5CSX_IO	B4A_TX_B72p/DQ7B/B_DM_3	4A	AG24				
65	5CSX_IO	B4A_RX_B75p/DQS8B/B_DQS_4	4A	AC22				
66	5CSX_IO 5CSX_IO	B4A_TX_B72n/DQ7B/B_DQ_31	4A 4A	AH24 AC23				
67 68	5CSX_IO 5CSX IO	B4A_RX_B75n/DQSn8B/B_DQS#_4 B4A_TX_B69p/DQ7B/B_DQ_30	4A 4A	AC23 AH23				
69	5CSX_IO	B4A_RX_B74p/DQ8B/B_DQ_33	4A 4A	AE24				
70	5CSX_IO	B4A_TX_B69n/DQ7B/GND	4A 4A	AH22				
71	5CSX_IO	B4A_RX_B74n/DQ8B/B_DQ_32	4A 4A	AE23				
72	PWR	GND	4A	AE23				
73	5CSX_IO	B4A_RX_B70p/DQ7B/B_DQ_29	4A	AG23				
74	5CSX_IO	B4A TX B68n/DQ7B/B DQ 27	4A	AH21				
75	5CSX IO	B4A_RX_B70n/DQ7B/B_DQ_28	4A	AF23				
76	5CSX IO	B4A_TX_B65p/DQ7B/B_DQ_26	4A	AG21				
77	5CSX_IO	B4A_RX_B67p/DQS7B/B_DQS_3	4A	AD23				
78	5CSX_IO	B4A_TX_B64p/DQ6B/B_DM_2	4A	AF20				
79	5CSX_IO	B4A_RX_B67n/DQSn7B/B_DQS#_3	4A	AE22				
80	5CSX_IO	B4A_TX_B64n/DQ6B/B_DQ_23	4A	AG20				
81	PWR	GND						
82	5CSX IO	B4A_TX_B61p/DQ6B/B_DQ_22	4A	AG19				
83	5CSX_IO	B4A_RX_B66p/DQ7B/B_DQ_25	4A	AF22				
84	5CSX_IO	B4A_TX_B61n/DQ6B/GND	4A	AH19				
85	5CSX_IO	B4A_RX_B66n/DQ7B/B_DQ_24	4A	AF21				
86	5CSX_IO	B4A_TX_B60p/B_RESET#	4A	AG18				
87	5CSX_IO	B4A_RX_B62p/DQ6B/B_DQ_21	4A	AE20				
88	5CSX_IO	B4A_TX_B60n/DQ6B/B_DQ_19	4A	AH18				
89	5CSX_IO	B4A_RX_B62n/DQ6B/B_DQ_20	4A	AD20	·			
90	5CSX_IO	B4A_TX_B57p/DQ6B/B_DQ_18	4A	AF18				
91	5CSX_IO	B4A_RX_B59p/DQS6B/B_DQS_2	4A	AA19				
92	PWR	GND						
93	5CSX_IO	B4A_RX_B59n/DQSn6B/B_DQS#_2	4A	AA18				
94	5CSX_IO	B4A_TX_B56p/DQ5B/B_DM_1	4A	AH17				
95	5CSX_IO	B4A_RX_B58p/DQ6B/B_DQ_17	4A	AE19				



Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin Number			Number	5CSXFC6	Select 3	Select 2		Select 0
96	5CSX_IO	B4A_TX_B56n/DQ5B/B_DQ_15	4A	U672 AH16				+
97	5CSX_IO	B4A_RX_B58n/DQ6B/B_DQ_16	4A	AD19				-
98	5CSX IO	B4A_TX_B53p/DQ5B/B_DQ_14	4A	AG15				
99	5CSX_IO	CLK3p/B4A_RX_B55p	4A	Y15				
100	5CSX IO	B4A_TX_B53n/DQ5B/B_CKE_0	4A	AH14				
101	5CSX_IO	CLK3n/B4A_RX_B55n	4A	AA15				
102	5CSX_IO	B4A_TX_B52p/B_CKE_1	4A	AG14				
103	PWR	GND						
104	5CSX_IO	B4A_TX_B52n/DQ5B/B_DQ_11	4A	AH13				
105	5CSX_IO	B4A_RX_B54p/DQ5B/B_DQ_13	4A	AD17				
106	5CSX_IO	B4A_TX_B49p/DQ5B/B_DQ_10	4A	AH12				
107	5CSX_IO	B4A_RX_B54n/DQ5B/B_DQ_12	4A	AE17				
108	PWR	GND						
109	5CSX_IO	B4A_RX_B51p/DQS5B/B_DQS_1	4A	W14				
110	5CSX_IO	B4A_TX_B48p/DQ4B/B_DM_0	4A	AG11				
111	5CSX_IO	B4A_RX_B51n/DQSn5B/B_DQS#_1	4A	V13				
112	5CSX_IO	B4A_TX_B48n/DQ4B/B_DQ_7	4A	AH11				
113	5CSX_IO	B4A_RX_B50p/DQ5B/B_DQ_9	4A	AF17				
114	5CSX_IO	B4A_TX_B45p/DQ4B/B_DQ_6	4A	AG10				
115	5CSX_IO	B4A_RX_B50n/DQ5B/B_DQ_8	4A	AG16				_
116	5CSX_IO	B4A_TX_B45n/DQ4B/B_ODT_1	4A	AH9 Y13				_
117	5CSX_IO 5CSX_IO	CLK2p/B4A_RX_B47p B4A_TX_B44p/B_ODT_0	4A 4A	AG9				
118 119	5CSX_IO	CLK2n/B4A_RX_B47n	4A 4A	AA13				_
120	5CSX_IO	CLR2n/B4A_RA_B4/n B4A_TX_B44n/DQ4B/B_DQ_3	4A 4A	AA13 AH8				_
121	5CSX_IO	B4A_RX_B46p/DQ4B/B_DQ_5	4A 4A	AF15			+	+
122	5CSX_IO	B4A_TX_B41p/DQ4B/B_DQ_2	4A	AG8				
123	5CSX_IO	B4A RX B46n/DQ4B/B DQ 4	4A	AE15				-
124	5CSX IO	RZO 0/B4A TX B41n	4A	AH7				
125	PWR	GND						
126	-	Key ³						
127	-	Key ³						
128	-	Key ³						
129	-	Key ³						
130	-	Key ³						
131	-	Key ³						
132	1	Key ³						
133	5CSX_IO	B4A_RX_B43p/DQS4B/B_DQS_0	4A	U14				
134	PWR_VIO	+VIO_3B						
135	5CSX_IO	B4A_RX_B43n/DQSn4B/B_DQS#_0	4A	U13				
136	PWR	GND						
137	5CSX_IO	B4A_RX_B42p/DQ4B/B_DQ_1	4A	AG13				
138	5CSX_IO	B3B_TX_B29p/DQ2B/B_A_10	3B	AE8				
139	5CSX_IO	B4A_RX_B42n/DQ4B/B_DQ_0	4A	AF13				
140	5CSX_IO	B3B_TX_B29n/DQ2B/B_A_11	3B	AF9				
141	5CSX_IO	B3B_RX_B38p/DQ3B/B_A_4	3B	AE12				_
142	5CSX_IO	B3B_TX_B28p/B_A_12	3B	AE7				
143	5CSX_IO	B3B_RX_B38n/DQ3B/B_A_5	3B 3B	AD12				
144	5CSX_IO	B3B_TX_B28n/DQ2B/B_A_13	38	AF8				



Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin Number			Number	5CSXFC6 U672	Select 3	Select 2		Select 0
145	5CSX_IO	B3B_RX_B30p/DQ2B/B_A_8	3B	AD11				_
146	5CSX_IO	B3B_TX_B32p/DQ2B/B_CAS#	3B	AF5				
147	5CSX IO	B3B_RX_B30n/DQ2B/B_A_9	3B	AE11				
148	5CSX_IO	B3B_TX_B32n/DQ2B/B_RAS#	3B	AF6				
149	5CSX IO	B3B_RX_B34p/DQ3B/B_BA_1	3B	AF11				
150	5CSX_IO	B3B_TX_B33p/DQ3B/B_BA_0	3B	AF7				
151	5CSX IO	B3B_RX_B34n/DQ3B/B_BA_2	3B	AF10				
152	5CSX_IO	B3B_TX_B33n/GND	3B	AG6				
153	PWR	GND						
154	5CSX_IO	B3B_TX_B40p/DQ3B/B_A_0	3B	AH6				
155	5CSX_IO	B3B_RX_B35p/DQS3B/B_CK	3B	T13				
156	5CSX_IO	B3B_TX_B40n/DQ3B/B_A_1	3B	AH5				
157	5CSX_IO	B3B_RX_B35n/DQSn3B/B_CK#	3B	T12				
158	PWR	GND						
159	5CSX_IO	B3B_RX_B27p/DQS2B/B_CS#_0	3B	T11				
		CLKOUT0,CLKOUTp,FPLL_BL_FB/						
160	5CSX_IO	B3B_TX_B37p/DQ3B/B_A_2	3B	AG5				
161	5CSX_IO	B3B_RX_B27n/DQSn2B/B_CS#_1	3B	U11				
162	5CSX_IO	CLKOUT1,CLKOUTn/B3B_TX_B37n/DQ3B/B_A_3	3B	AH4				
163	5CSX_IO	CLK1p/B3B_RX_B39p	3B	V12				
164	5CSX_IO	B3B_TX_B25p/DQ2B/B_WE#	3B	AE4				
165	5CSX_IO	CLK1n/B3B_RX_B39n	3B	W12				
166	5CSX_IO	B3B_TX_B25n/GND	3B	AF4				
167	5CSX_IO	CLK0p,FPLL_BL_FBp/B3B_RX_B31p	3B	V11				
168	5CSX_IO	B3B_TX_B36p/B_A_6	3B	AH3				
169	5CSX_IO	CLK0n,FPLL_BL_FBn/B3B_RX_B31n	3B	W11				
170	5CSX_IO	B3B_TX_B36n/DQ3B/B_A_7	3B	AH2				
171	5CSX_IO	B3B_RX_B26p/DQ2B/B_A_14	3B	AD10				
172	5CSX_IO	CLK6p,FPLL_TL_FBp/B8A_RX_T9p	8A	E11				
173	5CSX_IO	B3B_RX_B26n/DQ2B/B_A_15	3B	AE9				
174	5CSX_IO	CLK6n,FPLL_TL_FBn/B8A_RX_T9n	8A	D11				
175	PWR	GND						_
176	PWR_VIO	+VIO_8A						_
177	5CSX_IO	CLK7p/B8A_RX_T1p	8A	D12				
178	5CSX_IO	CLKOUT0,CLKOUTp,FPLL_TL_FB/B8A_TX_T4p	8A	E8				
179	5CSX_IO	CLK7n/B8A_RX_T1n	8A	C12				+
180	5CSX_IO	CLKOUT1,CLKOUTn/B8A_TX_T4n	8A	D8				+
181	- DW/D	No Connect						+
182	PWR	GND						+
184	5CSX_IO	Reserved (Due to DDR FPGA Memory)						+
185	5CSX_IO	Reserved (Due to DDR FPGA Memory)						+
186	5CSX_IO	Reserved (Due to DDR FPGA Memory)	-					+
187	5CSX_IO	Reserved (Due to DDR FPGA Memory) Reserved (Due to DDR FPGA Memory)	-					+
188 189	5CSX_IO	No Connect						+
189	5CSX IO	Reserved (Due to DDR FPGA Memory)	-					+
190	5CSX_IO 5CSX IO	Reserved (Due to DDR FPGA Memory) Reserved (Due to DDR FPGA Memory)						+
191	5CSX_IO 5CSX IO	Reserved (Due to DDR FPGA Memory) Reserved (Due to DDR FPGA Memory)						+
192	5CSX_IO 5CSX IO	Reserved (Due to DDR FPGA Memory) Reserved (Due to DDR FPGA Memory)						+
193	JC3A_IU	Reserved (Due to DDR FFGA Mellory)		l .			L	



Module Pin Number	Class	SCH NET Name	Bank Number	Cyclone V 5CSXFC6 U672	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
194	5CSX IO	Reserved (Due to DDR FPGA Memory)						
195	-	No Connect						
196	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
197	5CSX IO	Reserved (Due to DDR FPGA Memory)						
198	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
199	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
200	PWR	GND						
201	-	No Connect						
202	5CSX_GXB	GXB RX L0p	GXB L0	AF2				
203	5CSX_IO	Reserved (Due to DDR FPGA Memory)						
204	5CSX GXB	GXB RX L0n	GXB_L0	AF1				
205	5CSX_IO	Reserved (Due to DDR FPGA Memory)	_					
206	PWR	GND						
207	PWR	GND						
208	5CSX_GXB	GXB_RX_L1p	GXB_L0	AB2				
209	5CSX_GXB	GXB_TX_0_P	GXB_L0	AD2				
210	5CSX_GXB	GXB_RX_L1n	GXB_L0	AB1				
211	5CSX_GXB	GXB_TX_0_N	GXB_L0	AD1				
212	PWR	GND						
213	PWR	GND						
214	5CSX_GXB	GXB_RX_L2p	GXB_L0	V2				
215	5CSX_GXB	GXB_TX_1_N	GXB_L0	Y1				
215	5CSX_GXB	GXB_TX_1_P	GXB_L0	Y2				
216	5CSX_GXB	GXB_RX_L2n	GXB L0	V1				
218	PWR	GND						
219	PWR	GND						
220	5CSX_GXB	REFCLK0Lp	GXB_L0	V5				
221	5CSX_GXB	GXB_TX_2_P	GXB_L0	T2				
222	5CSX_GXB	REFCLK0Ln	GXB_L0	V4				
223	5CSX_GXB	GXB_TX_2_N	GXB_L0	T1				
224	PWR	GND						
225	PWR	GND						
226	5CSX_GXB	GXB_RX_L3p	GXB_L1	P2				
227	5CSX_GXB	GXB_REFCLK1_P	GXB_L1	P8				
228	5CSX_GXB	GXB_RX_L3n	GXB_L1	P1				
229	5CSX_GXB	GXB_REFCLK1_N	GXB_L1	N8				
230	PWR	GND						
231	PWR	GND						
232	5CSX_GXB	GXB_RX_L4	GXB_L1	K2				
233	5CSX_GXB	GXB_TX_3_P	GXB_L1	M2				
234	5CSX_GXB	GXB_RX_L4n	GXB_L1	K1				
235	5CSX_GXB	GXB_TX_3_N	GXB_L1	M1				
236	PWR	GND						
237	PWR	GND						
238	5CSX_GXB	GXB_RX_L5p	GXB_L1	F2				
239	5CSX_GXB	GXB_TX_4_P	GXB_L1	H2				
240	5CSX_GXB	GXB_RX_L5n	GXB_L1	F1				
241	5CSX_GXB	GXB_TX_4_N	GXB_L1	H1				
242	5CSX_D	USB1_FAULT_N						



Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number	DIVID	CAND		U672				
243	PWR	GND	70	D12	CDIAIC CLU DI	TIGDO CLIZ		TIDG CDIO44
244	5CSX_HPS	SDMMC_CLK_IN/USB0_CLK/HPS_GPIO44	7C	B12	SDMMC_CLK_IN	USB0_CLK		HPS_GPIO44
245	5CSX_GXB	GXB_TX_5_P	GXB_L1	D2			_	
246	5CSX_D	USB1_PS_ON	CVD I 1	DI				
247	5CSX_GXB 5CSX_HPS	GXB_TX_5_N SDMMC_D1/USB0_D3/HPS_GPIO39	GXB_L1 7C	D1 B6	SDMMC_D1	USB0 D3		HPS GPIO39
249	5CSX_HPS	OSPI SS0,BOOTSEL1/HPS GPIO33	7B	A6	OSPI SS0,BOOTSEL1	USB0_D3		HPS_GPIO39
250	5CSX_D 5CSX HPS	SDMMC D0/USB0 D2/HPS GPIO38	7C	C13	SDMMC_D0	USB0 D2		HPS_GPIO38
251	5CSX_HPS	RGMII1_RX_CLK/NAND_DQ5/HPS_GPIO24	7B	J12	NAND_DQ5	RGMII1_RX_CLK	USB1 D6	HPS_GPIO38
252	5CSX_HFS	SDMMC PWREN/USB0 D1/HPS GPIO37	7C	A5	SDMMC PWREN	USB0 D1	USB1_D0	HPS_GPIO37
252	JCJA_III J	SDMMC_1 WREIVOSBO_D1/111S_G11G5/	70	713	SDIVINIC_I WILLIN	CSB0_D1		HPS_GPIO28,B
253	5CSX HPS	HPS_GPIO28,BOOTSEL2/NAND_WE	7B	D15	NAND WE	OSPI SS1		OOTSEL2
254	5CSX HPS	SDMMC CLK/USB0 STP/HPS GPIO45	7C	B8	SDMMC CLK	USB0 STP		HPS GPIO45
255	5CSX HPS	RGMII1 RX CTL/NAND DQ3/HPS GPIO22	7B	J13	NAND DQ3	RGMII1_RX_CTL	USB1 D4	HPS GPIO22
256	5CSX_D	RTC_PSW/IRQ2_N			<u>-</u> - <u>-</u> - <u>-</u> -			
257	5CSX_HPS	RGMII1_RXD0/NAND_DQ0/HPS_GPIO19	7B	A14	NAND_DQ0	RGMII1_RXD0		HPS_GPIO19
258	5CSX_HPS	SDMMC_CMD/USB0_D0/HPS_GPIO36	7C	D14	SDMMC_CMD	USB0_D0		HPS_GPIO36
259	5CSX_HPS	RGMII1_RXD1/NAND_DQ6/HPS_GPIO25	7B	A11	NAND_DQ6	RGMII1_RXD1	USB1_D7	HPS_GPIO25
260	5CSX_HPS	SDMMC_D3/USB0_NXT/HPS_GPIO47	7C	B9	SDMMC_D3	USB0_NXT		HPS_GPIO47
261	5CSX_HPS	RGMII1_RXD2/NAND_DQ7/HPS_GPIO26	7B	C15	NAND_DQ7	RGMII1_RXD2		HPS_GPIO26
262	5CSX_HPS	SDMMC_D2/USB0_DIR/HPS_GPIO46	7C	B11	SDMMC_D2	USB0_DIR		HPS_GPIO46
263	5CSX_HPS	RGMII1_RXD3/NAND_WP/HPS_GPIO27	7B	A9	NAND_WP	RGMII1_RXD3	QSPI_SS2	HPS_GPIO27
264	5CSX_HPS	SDMMC_D4/USB0_D4/HPS_GPIO40	7C	H13	SDMMC_D4	USB0_D4		HPS_GPIO40
265	5CSX_HPS	RGMII1_MDC/NAND_DQ2/I2C3_SCL/HPS_GPIO21	7B	A13	NAND_DQ2	RGMII1_MDC	I2C3_SCL	HPS_GPIO21
266	5CSX_HPS	SDMMC_D5/USB0_D5/HPS_GPIO41	7C	A4	SDMMC_D5	USB0_D5		HPS_GPIO41
267	5CSX_HPS	RGMII1_MDIO/NAND_DQ1/I2C3_SDA/HPS_GPIO20	7B	E16	NAND_DQ1	RGMII1_MDIO	I2C3_SDA	HPS_GPIO20
268	5CSX_HPS	SDMMC_D6/USB0_D6/HPS_GPIO42	7C	H12	SDMMC_D6	USB0_D6		HPS_GPIO42
269	5CSX_HPS	RGMII1_TX_CTL/NAND_DQ4/HPS_GPIO23	7B	A12	NAND_DQ4	RGMII1_TX_CTL	USB1_D5	HPS_GPIO23
270	5CSX_HPS	SDMMC_D7/USB0_D7/HPS_GPIO43	7C	B4	SDMMC_D7	USB0_D7		HPS_GPIO43
271	5CSX_HPS	RGMI1_TX_CLK/NAND_ALE/HPS_GPI014	7B	J15	NAND_ALE	RGMII1_TX_CLK	QSPI_SS3	HPS_GPIO14
272	5CSX_D	USB1_ID						
273	PWR	+1.8V						
274	5CSX_D	USB1_D_N	an.	D17	MAND DD	DOMEST TWO	HGD1 D2	LIDG CDIO10
275	5CSX_HPS	RGMII1_TXD3/NAND_RB/HPS_GPIO18	7B	D17	NAND_RB	RGMII1_TXD3	USB1_D3	HPS_GPIO18
276 277	5CSX_D 5CSX_HPS	USB1_D_P RGMII1_TXD2/NAND_RE/HPS_GPIO17	7B	A15	NAND DE	RGMII1_TXD2	USB1_D2	HPS_GPIO17
278	5CSX_HPS 5CSX_D	+USB1 VBUS	/D	AIS	NAND_RE	KOWIIII_I ADZ	USB1_D2	HPS_GPIO1/
279	5CSX_HPS	RGMII1 TXD1/NAND CLE/HPS GPIO16	7B	J14	NAND_CLE	RGMII1_TXD1	USB1 D1	HPS_GPIO16
280	PWR	GND	/ D	J14	TAND_CLE	KOMITI_TADI	USD1_D1	111 3_GF1O10
281	5CSX HPS	RGMII1_TXD0/NAND_CE/HPS_GPIO15	7B	A16	NAND_CE	RGMII1_TXD0	USB1 D0	HPS_GPIO15
12C	3C5/1_111 5	I2C0_SDA	7A	C19	I2C0_SDA	UART1_RX	SPIM1_CLK	HPS_GPIO63
12C		I2CO SCL	7A	B16	I2C0_SCL	UART1_TX	SPIM1_MOSI	HPS_GPIO64
QSPI		QSPI_IO0/USB1_CLK/HPS_GPIO29	7B	A8	OSPI IO0		USB1 CLK	HPS_GPIO29
QSPI		OSPI IOI/USB1 STP/HPS GPIO30	7B	H16	OSPI IO1		USB1 STP	HPS GPIO30
QSPI		QSPI_IO2/USB1_DIR/HPS_GPIO31	7B	A7	QSPI_IO2		USB1_DIR	HPS_GPIO31
QSPI		QSPI_IO3/USB1_NXT/HPS_GPIO32	7B	J16	QSPI_IO3		USB1_NXT	HPS_GPIO32
QSPI		QSPI_CLK/HPS_GPIO34	7B	C14	QSPI_CLK			HPS_GPIO34
QSPI		QSPI_SS1/HPS_GPIO35	7B	B14	QSPI_SS1			HPS_GPIO35
QSPI		HPS_GPIO0	7D	E4	RGMII0_TX_CLK			HPS_GPIO0



Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number				U672				
USB1		HPS_GPIO9	7D	C6	RGMII0_TX_CTL			HPS_GPIO9
USB1		USB1_D0	7D	C10	RGMII0_TXD0	USB1_D0		HPS_GPIO1
USB1		USB1_D1	7D	F5	RGMII0_TXD1	USB1_D1		HPS_GPIO2
USB1		USB1_D2	7D	C9	RGMII0_TXD2	USB1_D2		HPS_GPIO3
USB1		USB1_D3	7D	C4	RGMII0_TXD3	USB1_D3		HPS_GPIO4
USB1		USB1_D4	7D	C8	RGMII0_RXD0	USB1_D4		HPS_GPIO5
USB1		USB1_D5	7D	D4	RGMII0_MDIO	USB1_D5	I2C2_SDA	HPS_GPIO6
USB1		USB1_D6	7D	C7	RGMII0_MDC	USB1_D6	I2C2_SCL	HPS_GPIO7
USB1		USB1_D7	7D	F4	RGMII0_RX_CTL	USB1_D7		HPS_GPIO8
USB1		USB1_CLK	7D	G4	RGMII0_RX_CLK	USB1_CLK		HPS_GPIO10
USB1		USB1_STP	7D	C5	RGMII0_RXD1	USB1_STP		HPS_GPIO11
USB1		USB1_DIR	7D	E5	RGMII0_RXD2	USB1_DIR		HPS_GPIO12
USB1		USB1_NXT	7D	D5	RGMII0_RXD3	USB1_NXT		HPS_GPIO13
E1	-	Reserved (Future Use) - 10-Pin Equivalent						
E2	-	Reserved (Future Use) - 10-Pin Equivalent						
E3	PWR	GND - 10-Pin Equivalent						
E4	PWR	GND - 10-Pin Equivalent						

Notes:

- 1) For more information about pin definitions and pin connection guidelines please refer to the Cyclone V Device Family Pin Connection Guidelines (http://www.altera.com/literature/dp/cyclone-v/PCG-01014.pdf)
- 2) The Keys are shown in the numbering but no actual pins exist. The connector is 314-pins counted as follows: 281 total "pins" minus 7 for the "keys" plus 40 for the E1, E2, E3 and E4 pin-groups.



ELECTRICAL CHARACTERISTICS

Table 8: Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIN	Voltage supply, volt input.		4.8	5.0	5.15	Volts
I _{5.0}	Quiescent Current draw	5.0 volt input, 800 MHz DDR3, no FPGA fabric, Linux prompt		410		mA
I _{5.0-max}	Max current draw	5.0 volt input		TBS	TBS	mA
		f the MityARM-5CSX is heavily dependent of JPLL configuration, CPU Utilization, and ex				ors

ORDERING INFORMATION

The following table lists the orderable module configurations. For shipping status, availability, and lead time of these or other configurations please contact your Critical Link representative.

Table 9: Orderable Model Numbers

Model	FPGA	Speed	FPGA	FPGA Logic	HPS	NOR	Operating
Model	I/O	Grade	RAM	Elements	RAM		Temp
*5CSX-H6-42A-RC-X	107	-8	256MB	110k	1GB	32MB	0°C to 70°C
5CSX-H6-42A-RC	107	-7	256MB	110k	1GB	32MB	0° C to 70° C
*5CSX-H6-4XA-RC-X	133	-8	N/A	110k	1GB	32MB	0°C to 70°C
5CSX-H6-4XA-RC	133	-7	N/A	110k	1GB	32MB	0°C to 70°C
5CSX-H6-42A-RI	107	-7	256MB	110k	1GB	32MB	-40°C to 85° C
5CSX-H6-4XA-RI	133	-7	N/A	110k	1GB	32MB	-40°C to 85° C

^{*}Note: -X model is manufactured with pre-production silicon from Altera and will be the first module to be available.



MECHANICAL INTERFACE

A mechanical outline of the MityARM-5CSX is illustrated in Figure 2, below.




Figure 2 MityARM-5CSX Mechanical Outline

REVISION HISTORY

Date	Change Description				
May 31, 2013	Preliminary specification				
September 12, 2013	Initial release				

FOOTNOTES

- [1] http://www.altera.com/literature/hb/cyclone-v/cv 5400A.pdf
- [2] http://www.altera.com/literature/hb/cyclone-v/cv 52007.pdf
- [3] JTAG USB-Blaster I

http://components.arrow.com/part/detail/50630569S9866313N1912 Manufacturer Part Number: P0302

[4] http://www.altera.com/support/devices/estimator/pow-powerplay.jsp

