


Digital Systems I

Computer Assignment #4 *FSMs and Counters*


Amirali Dehghani

SID: 810102443

a.



b.



c.

My counter has several inputs and outputs.

- For carry in, because I have to count zeros, I connected $\sim J$ to carry in input so it only counts up when J is zero.
- Because we need a Frequency divider (Divide by 6 circuit) I have an parallel input and a load signal. Parallel input is $8 - 6 = 2 \rightarrow 010$ and the load signal issues when izC from detector is 1 or Carry out is 1(that means counting is finished and we have to initialize back counter to the normal one.)
- I also have count enable signal on my counter and it is connected to 1Detected signal out from FSM so it can count only when 1 input get's detected.
- PO is optional but I kept it because it helped me in debugging the code.

d.

This is the code for my 3-bit counter.

```
1 `timescale 1ns/1ns
2 module Counter_3(input wire [2:0] PI, input wire clk, rst, ci, cen, iz, output reg [2:0] PO, output wire co);
3     assign lden = iz || co;
4     always @(posedge clk, posedge rst) begin
5         if (rst) PO <= 3'd0;
6         else if (lden) PO <= PI;
7         else if (cen) PO <= PO + ci;
8     end
9     assign co = &PO;
10 endmodule
```

And also this is for the full sequence detector.

```
1 `timescale 1ns/1ns
2 module s10000001detector(input wire clk, rst, J, output wire Y);
3     parameter [2:0] Idle = 0, Seen1 = 1, Count = 2, Done = 3;
4     reg [2:0] PS, NS;
5     reg detected1, iz_cnt;
6     wire done_cnt;
7     reg [2:0] init_val = 3'b010;
8     wire [2:0] cnt_val;
9     Counter_3 cnt(.PI(init_val), .clk(clk), .rst(rst), .ci(~J), .cen(detected1), .iz(iz_cnt), .PO(cnt_val), .co(done_cnt));
10    always @(PS, NS, J, done_cnt) begin
11        NS = Idle;
12        {detected1, iz_cnt} = 2'b00;
13        case (PS)
14            Idle: begin NS = J ? Seen1 : Idle; end
15            Seen1: begin NS = J ? Seen1 : Count; iz_cnt = 1'b1; end
16            Count: begin
17                detected1 = 1'b1;
18                if (done_cnt && J) NS = Done;
19                else if (J) NS = Seen1;
20                else NS = Count;
21            end
22            Done: NS = J ? Seen1 : Count;
23            default: NS = Idle;
24        endcase
25    end
26    always @(posedge clk, posedge rst) begin
27        if (rst) PS <= Idle;
28        else PS <= NS;
29    end
30    assign Y = (PS == Done) ? 1'b1 : 1'b0;
31 endmodule
32
```

e.

Code


```
1  `timescale 1ns/1ns
2  module TB_s1000001detector;
3      reg clk, rst, J;
4      wire Y;
5      s1000001detector DUT(.clk(clk), .rst(rst), .J(J), .Y(Y));
6
7      initial clk = 0;
8      always #5 clk = ~clk;
9
10     task send_bit;
11         input reg b;
12         begin
13             J = b;
14             #10;
15         end
16     endtask
17
18     task send_sequence;
19         input [7:0] seq;
20         integer i;
21         begin
22             for (i = 7; i >= 0; i = i - 1)
23                 send_bit(seq[i]);
24         end
25     endtask
26
27     initial begin
28         rst = 1; J = 0;
29         #20 rst = 0;
30         #20
31
32         repeat (5) send_bit(0);
33         send_sequence(8'b1000001);
34         repeat (3) send_bit(1);
35
36         send_sequence(8'b11000001);
37         repeat (2) send_bit(0);
38
39         send_sequence(8'b1000001);
40         repeat (5) send_bit(1);
41
42         $stop;
43     end
44 endmodule
```



f.


Flow Summary

<<Filter>>

Flow Status	Successful - Sun Jun 08 02:23:42 2025
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	CA4
Top-level Entity Name	s10000001detector
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	11 / 14,400 (< 1 %)
Total registers	7
Total pins	4 / 81 (5 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)







Testing both:

