

Digital Systems I - CA1

Amirali Dehghani – 810102443


Part 1



```
`timescale 1ns/1ns
module myNor switch(input a, b, output w);
supply1 vdd;
supply0 gnd;
wire j;
pmos #(5, 6, 7) T1(j, vdd, a), T2(w, j, b);
nmos #(3, 4, 5) T3(w, gnd, a), T4(w, gnd, b);
endmodule
`timescale 1ns/1ns
module myOAI switch(input a, b, c, output w);
supply1 vdd; supply0 gnd;
wire i,j;
pmos #(5, 6, 7) T1(i, vdd, a), T2(w, i, b), T3(w, vdd, c);
nmos #(3, 4, 5) T4(j, gnd, a), T5(j, gnd, b), T6(w, j, c);
endmodule
`timescale 1ns/1ns
module TB 1 ();
 reg a1=0,b1=0,c1=0,a2=1,b2=1;
 wire w1, w2;
 myOAI_switch cut1(a1,b1,c1,w1);
 myNor switch cut2(a2,b2,w2);
 initial begin
   a1=1; b1=0; c1=0; a2=0; b2=1;
   #47
   a1=1; b1=1; c1=0; b2=0; a2=0;
   #47
   a1=1; b1=1; c1=1; a2=1; b2=0;
   a1=0; b1=0; c1=1; b2=0; a2=0;
   a1=1; b1=0; c1=1;
   #91
   $stop;
 end
endmodule
```




```
`timescale 1ns/1ns
 module myOAI norGate(input a, b, c, output w);
 wire i, j, k;
myNor switch n1(a, b, i), n2(c, c, j), n3(i,j,k), n4(k, k, w);
 endmodule
 `timescale 1ns/1ns
 module TB 2();
 reg aa = \overline{0}, bb = 1, cc = 1;
 wire ww;
 myOAI norGate cut(aa, bb, cc, ww);
initial begin
    #47 aa = 1; bb = 0; cc = 0;
    #47 aa = 1; bb = 1; cc = 0;
    #47 aa = 1; bb = 1; cc = 1;
    #47 aa = 0; bb = 0; cc = 1;
    #47 aa = 1; bb = 0; cc = 1;
    #103 $stop;
-end
 endmodule
```



```
`timescale 1ns/1ns
module myOAI boolalg (input a,b,c, output w);
  assign \#(10, 14) w = \sim ((a|b) &c);
endmodule
`timescale 1ns/1ns
module TB 3();
reg aa = 0, bb = 1, cc = 1;
wire ww;
myOAI boolalg cut(aa, bb, cc, ww);
initial begin
    #47 aa = 1; bb = 0; cc = 0;
    #47 aa = 1; bb = 1; cc = 0;
    #47 aa = 1; bb = 1; cc = 1;
    #47 aa = 0; bb = 0; cc = 1;
    #47 aa = 1; bb = 0; cc = 1;
    #53 $stop;
end
endmodule
```




```
`timescale 1ns/1ns
module TB 4();
reg aa = 0, bb = 0, cc = 0;
wire w1, w2, w3;
myOAI switch cutl(aa, bb, cc, w1);
myOAI norGate cut2(aa, bb, cc, w2);
myOAI boolalg cut3(aa, bb, cc, w3);
initial begin
    #47 aa = 1; bb = 0; cc = 0;
    #47 aa = 1; bb = 1; cc = 0;
    #47 aa = 1; bb = 1; cc = 1;
    #47 aa = 0; bb = 0; cc = 1;
    #47 aa = 1; bb = 0; cc = 1;
    repeat(7) #53 $stop;
-end
endmodule
```



```
`timescale 1ns/1ns
module myNOT(input a, output b);
supply1 vdd;
supply0 gnd;
pmos #(5, 6, 7) T1(b, vdd, a);
nmos #(3, 4, 5) T2(b, gnd, a);
endmodule
module function g(input[1:0] A, input[1:0] B, output g);
wire i, j, a0, a1, b0, b1;
myNOT N1(.a(A[0]), .b(a0));
myNOT N2(.a(B[0]), .b(b0));
myNOT N3(.a(B[1]), .b(b1));
myOAI boolalg OAI1(.a(A[1]), .b(b1), .c(b0), .w(i));
myOAI boolalg OA2(.a(A[1]), .b(A[1]), .c(b1), .w(j));
myOAI boolalg OA3(.a(a0), .b(i), .c(j), .w(g));
endmodule
```

```
`timescale lns/lns
module TB_6();
logic [1:0] A, B;
wire g;
function_g cutG(A, B, g);
initial begin
for (int i = 0; i < 4; i++) begin
for (int j = 0; j < 4; j++) begin
A = i[1:0];
B = j[1:0];
#271;
end
end
end
end
end
end
endmodule;</pre>
```



Essential

