# **Digital Systems I**


Computer Assignment #4

FSMs and Counters


Amirali Dehghani

SID: 810102443

a.



b.



#### C.

My counter has several inputs and outputs.

- For carry in, because I have to count zeros, I connected ~J to carry in input so it only counts up when J is zero.
- Because we need a Frequency divider (Divide by 6 circuit) I have an parallel input and a load signal. Parallel input is 8 6 = 2 -> 010 and the load signal issues when izC from detector is 1 or Carry out is 1(that means counting is finished and we have to initialize back counter to the normal one.)
- I also have count enable signal on my counter and it is connected to 1Detected signal out from FSM so it can count only when 1 input get's detected.
- PO is optional but I kept it because it helped me in debugging the code.

## d.

This is the code for my 3-bit counter.

```
1  `timescale 1ns/1ns
2  module Counter_3(input wire [2:0] PI, input wire clk, rst, ci, cen, iz, output reg [2:0] PO, output wire co);
3  assign lden = iz || co;
4  always @(posedge clk, posedge rst) begin
5  if (rst) PO <= 3'd0;
6  else if (lden) PO <= PI;
7  else if (cen) PO <= PO + ci;
8  end
9  assign co = &PO;
10 endmodule</pre>
```

And also this is for the full sequence detector.

### Code

```
`timescale 1ns/1ns
module TB_s10000001detector;
   reg clk, rst, J;
    s10000001detector DUT(.clk(clk), .rst(rst), .J(J), .Y(Y));
    always #5 clk = ~clk;
    task send_bit;
       input reg b;
           #10;
   task send_sequence;
       input [7:0] seq;
            for (i = 7; i >= 0; i = i - 1)
                send_bit(seq[i]);
        #20 rst = 0;
        #20
        repeat (5) send_bit(0);
        send_sequence(8'b10000001);
        repeat (3) send_bit(1);
        send_sequence(8'b110000001);
        repeat (2) send_bit(0);
        send_sequence(8'b10000001);
       repeat (5) send_bit(1);
        $stop;
```

# f.

#### Flow Summary

<<Filter>>

Flow Status Successful - Sun Jun 08 02:23:42 2025

Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name CA4

Top-level Entity Name s10000001detector
Family Cyclone IV GX
Device EP4CGX15BF14A7

Timing Models Final

Total logic elements 11 / 14,400 ( < 1 % )

Total registers 7

Total pins 4 / 81 ( 5 % )

Total virtual pins 0

Total memory bits 0 / 552,960 ( 0 % )

Embedded Multiplier 9-bit elements 0


Total GXB Receiver Channel PCS 0/2(0%)


Total GXB Receiver Channel PMA 0/2(0%)


Total GXB Transmitter Channel PCS 0/2(0%)


Total GXB Transmitter Channel PMA 0/2(0%)


Total PLLs 0/3(0%)














## Testing both:

