Digital Systems I

Computer Assignment #2


Basic Switch and Gate Structures in SystemVerilog

Amirali Dehghani


SID: 810102443

Introduction

This is an image of the project that I have created in ModelSim for the simulation of my circuit.




Calculating gates delay on paper



Code

```
1    `timescale 1ns/lns
2    module GT2bit(input[1: 0] A, B , output GT);
3    assign #37 GT = (A[1] & ~B[1]) | (A[0] & ~B[1] & ~B[0]) | (A[0] & A[1] & ~B[0]);
4    endmodule
```

Calculating gates delay on paper




Code

```
1    `timescale 1ns/1ns
2    module EQ2bit(input[1: 0] A, B , output EQ);
3    assign #49 EQ = (~A[1] | B[1]) & (A[1] | ~B[1]) & (~A[0] | B[0]) & (A[0] | ~B[0]);
4    endmodule
```


For this part, because I have used GT2bit and EQ2bit modules, I expect 49ns delay as my 2-bit comparator's worst-case delay. Because it is between these 2 modules and EQ2bit has higher delay (49 > 37).

Code

```
`timescale 1ns/1ns
 1
 2
     module Comparator2bit(input [1:0] A, B, output GT, EQ);
 3
         GT2bit gt(.A(A), .B(B), .GT(GT));
 4
         EQ2bit eq(.A(A), .B(B), .EQ(EQ));
     endmodule
       Testbench
 1
     `timescale 1ns/1ns
 2
     module Comparator2bit tb();
 3
       logic [1:0] A, B;
 4
       logic GT, EQ;
 5
       Comparator2bit uut(.A(A), .B(B), .GT(GT), .EQ(EQ));
 6
       initial begin
 7
         repeat (20) begin
           A = \$random() % 4;
 8
 9
           B = \$random() % 4;
10
           #103;
11
         end
12
         $stop;
13
       end
14
     endmodule
```



Building circuit on paper



Code

```
1    `timescale lns/lns
2    module GEcascade(input GT1, GT0, EQ1, EQ0, output logic GT, EQ);
3    assign #56 GT = (EQ1 & GT0) | GT1;
4    assign #28 EQ = EQ1 & EQ0;
5    endmodule
```


For this part, because I have used Comparator2bit and GEcascade modules, I expect 105ns delay as my 4-bit comparator's worst-case delay. Because GEcascade needs the output of 2-bit Comparators so it is 49 + 56 = 105. GEcascade's delay is 56ns because of the expressions and circuits that I explained and drew in Question 4.

Code

```
1    `timescale lns/lns
2    module Comparator4bit (input [3:0] A, B, output GT, EQ);
3    wire GT1, EQ1, GT0, EQ0;
4    Comparator2bit hi (.A(A[3:2]), .B(B[3:2]), .GT(GT1), .EQ(EQ1));
5    Comparator2bit lo (.A(A[1:0]), .B(B[1:0]), .GT(GT0), .EQ(EQ0));
6    GEcascade ge(.GT1(GT1), .EQ1(EQ1), .GT0(GT0), .EQ0(EQ0), .GT(GT), .EQ(EQ));
7    endmodule
```

Testbench

```
`timescale 1ns/1ns
 1
 2
     module Comparator4bit tb;
 3
       logic [3:0] A, B;
 4
       logic GT, EQ;
 5
       Comparator4bit uut(.A(A), .B(B), .GT(GT), .EQ(EQ));
 6
       initial begin
 7
         repeat (20) begin
8
           A = $random() % 16;
9
           B = \$random() \% 16;
10
           #211;
11
         end
12
         $stop;
13
       end
14
     endmodule
```




As I explained my idea about last part, I expect 56 + 105 = 161ns delay for 8-bit comparator and 161+56 = 217ns delay for 16-bit comparator.

Code

```
1
     `timescale 1ns/1ns
 2
     module Comparator8bit(input[7:0] A, B, output GT, EQ);
 3
        wire GT1, EQ1, GT0, EQ0;
 4
        Comparator4bit hi (.A(A[7:4]), .B(B[7:4]), .GT(GT1), .EQ(EQ1));
 5
        Comparator4bit lo (.A(A[3:0]), .B(B[3:0]), .GT(GT0), .EQ(EQ0));
 6
        GEcascade ge(.GT1(GT1), .EQ1(EQ1), .GT0(GT0), .EQ0(EQ0), .GT(GT), .EQ(EQ));
 7
     endmodule
8
9
     module Comparator16bit (input[15:0] A, B, output GT, EQ);
10
        wire GT1, EQ1, GT0, EQ0;
11
        Comparator8bit hi (.A(A[15:8]), .B(B[15:8]), .GT(GT1), .EQ(EQ1));
12
        Comparator8bit lo (.A(A[7:0]), .B(B[7:0]), .GT(GTO), .EQ(EQO));
13
        GEcascade ge(.GT1(GT1), .EQ1(EQ1), .GT0(GT0), .EQ0(EQ0), .GT(GT), .EQ(EQ));
14
     endmodule
```

Testbench

```
1
     `timescale 1ns/1ns
 2
     module Comparator16bit_tb;
 3
       logic [15:0] A, B;
 4
       logic GT, EQ;
 5
       Comparator16bit uut(.A(A), .B(B), .GT(GT), .EQ(EQ));
 6
       initial begin
7
         repeat (10) begin
8
           A = \$random() % (2**16);
9
           B = \$random() % (2**16);
10
           #439;
11
         end
12
         $stop;
13
       end
14
     endmodule
```



In general, the delay for each n-bit comparator was 56*n+49. For each testbench, I chose the nearest to twice that delay. But here is kind of different because now we have a for loop. So here we have a 2-bit comparator and a GEcascade that iterates for n/2 times. So now I expect 105(n/2) for each one as worst-case delay. For example we have about 840ns delay for 16-bit comparator.

Code

```
`timescale 1ns/1ns
 1
 2
     module ComparatorNbit #(parameter N = 16) (input [N-1:0] A, B, output GT, EQ);
 3
         logic [N/2-1:0] gt, eq;
 4
         assign gt[0] = 0;
 5
         assign eq[0] = 1;
 6
         genvar i;
 7
         generate
8
             for (i = 0; i < N/2; i++) begin
9
                 logic gti, eqi;
                 Comparator2bit c2 (.A(A[N - 2*i - 1 -: 2]), .B(B[N - 2*i - 1 -: 2]), .GT(gt
10
                 ), .EQ(eqi));
11
                 GEcascade ge (.GT1(qt[i]), .EQ1(eq[i]), .GT0(qti), .EQ0(eqi), .GT(qt[i+1]),
                 EQ(eq[i+1]));
12
             end
13
         endgenerate
14
         assign GT = gt[N/2-1];
15
         assign EQ = eq[N/2-1];
16
     endmodule
```

Testbench

```
`timescale 1ns/1ns
 1
 2
     module ComparatorNbit tb();
 3
       parameter N = 16;
 4
       logic [N-1:0] A, B;
 5
       logic GT, EQ;
 6
       ComparatorNbit #(N) uut(.A(A), .B(B), .GT(GT), .EQ(EQ));
7
       initial begin
8
         repeat (10) begin
9
           A = \$random() % (2**N);
10
           B = \$random() % (2**N);
11
           #2000;
12
         end
13
         $stop;
14
       end
15
     endmodule
```

