


Digital Systems I

Computer Assignment #5

Synthesis of Counters, Shifters and State Machines

Amirali Dehghani

SID: 810102443



Codes

Instead of schematics, I described it in Verilog and then synthesized it in Quartus. At first I implemented the 7 bit counter(In code I realized I need 7 bit not 8 bit.) and signals like what I did in last CA for 3-bit counter then I draw the Transmitter block and signals using the FSM and after that, I connected it to the counter. At the end that I had a complete block of this, I

connected it to 10000001 detector from last CA and connect signals and wires to each other for the full circuit. I just described this in Verilog.

```
1 `timescale 1ns/1ns
2 module Counter_8(input wire [6:0] PI, input wire clk, rst, ci, cen, iz, output reg [6:0] PO, output wire co);
3     assign lden = iz || co;
4     always @(posedge clk, posedge rst) begin
5         if (rst) PO <= 3'd0;
6         else if (lden) PO <= PI;
7         else if (cen) PO <= PO + ci;
8     end
9     assign co = &PO;
10 endmodule
```


```
1 `timescale 1ns/1ns
2 module Transmitter(input wire clk, rst, RcIn, start, abort, output reg txOut, txValid, txAbort, startSeen);
3     parameter [1:0] Idle = 0, Count97 = 1, Done = 2;
4     reg [1:0] PS, NS;
5     reg [6:0] init_val = 7'b0011111;
6     wire [6:0] cnt_val;
7     reg izc, ld;
8     wire co;
9     assign ld = izc || co;
10    Counter_8 cnt(.PI(init_val), .clk(clk), .rst(rst), .ci(1'b1), .cen(startSeen), .iz(ld), .PO(cnt_val), .co(co));
11    always @(PS, NS, start, abort, co, RcIn) begin
12        NS = Idle;
13        {izc, txOut, txValid, txAbort, startSeen} = 5'b0;
14        case (PS)
15            Idle: begin
16                NS = start ? Count97 : Idle;
17                izc = 1'b1;
18                txOut = 1'b1;
19            end
20            Count97: begin
21                if (co) begin
22                    NS = Done;
23                end
24                else if (abort) begin
25                    NS = Idle;
26                    txAbort = 1'b1;
27                end
28                else begin
29                    NS = Count97;
30                    txOut = RcIn;
31                    txValid = 1'b1;
32                end
33                startSeen = 1'b1;
34            end
35            Done: NS = Idle;
36            default: NS = Idle;
37        endcase
38    end
39
40    always @(posedge clk, posedge rst) begin
41        if (rst) PS <= Idle;
42        else PS <= NS;
43    end
44 endmodule
45
```

```

1 `timescale 1ns/1ns
2 module SerCommunication(input wire clk, rst, RcIn, output wire txOut, txValid, txAbort);
3     wire startSeen, detectorOut;
4     wire start = detectorOut && ~startSeen, abort = detectorOut && startSeen;
5     wire selectedRcIn = startSeen ? RcIn : ~RcIn;
6     Transmitter transmitter(.clk(clk), .rst(rst), .RcIn(RcIn),
7     .start(start), .abort(abort), .startSeen(startSeen),
8     .txOut(txOut), .txAbort(txAbort), .txValid(txValid));
9     s10000001detector seqDetector(.clk(clk), .rst(rst),
10    .J(selectedRcIn), .Y(detectorOut));
11 endmodule


```



Post Synthesis Waveform.





Transmitter in Quartus:

Flow Summary	
<div><div></div><div><<Filter>></div></div>	
Flow Status	Successful - Sun Jun 08 03:56:20 2025
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Transmitter
Top-level Entity Name	Transmitter
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	25 / 14,400 (< 1 %)
Total registers	9
Total pins	9 / 81 (11 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)








```


1  `timescale 1ns/1ns
2  module TB_Transmitter;
3      reg clk, rst, RcIn, start, abort;
4      wire txOut, txValid, txAbort, startSeen;
5
6      Transmitter DUT (
7          .clk(clk),
8          .rst(rst),
9          .RcIn(RcIn),
10         .start(start),
11         .abort(abort),
12         .txOut(txOut),
13         .txValid(txValid),
14         .txAbort(txAbort),
15         .startSeen(startSeen)
16     );
17
18     initial clk = 0;
19     always #5 clk = ~clk;
20
21     initial begin
22         rst = 1;
23         RcIn = 0;
24         start = 0;
25         abort = 0;
26         #20 rst = 0;
27
28         start = 1; #10 start = 0;
29         repeat (97) begin
30             RcIn = $random;
31             #10;
32         end
33         #20;
34
35         start = 1; #10 start = 0;
36         repeat (30) begin
37             RcIn = $random;
38             #10;
39         end
40         abort = 1; #10 abort = 0;
41         repeat (20) #10;
42
43         $stop;
44     end
45 endmodule
46


```




Serial Communicator in Quartus:


(I used the code for synthesis)








s1000





```

1  timescale 1ns/1ns
2  module tb_SerCommunication;
3
4      reg clk, rst, RcIn;
5      wire txOut, txValid, txAbort;
6
7      SerCommunication dut (
8          .clk(clk),
9          .rst(rst),
10         .RcIn(RcIn),
11         .txOut(txOut),
12         .txValid(txValid),
13         .txAbort(txAbort)
14     );
15
16     always #5 clk = ~clk;
17
18     task send_bit;
19     input reg b;
20     begin
21         RcIn = b;
22         #10;
23     end
24 endtask
25
26     task send_sequence;
27     input [7:0] seq;
28     integer i;
29     begin
30         for (i = 7; i >= 0; i = i - 1)
31             send_bit(seq[i]);
32         end
33     endtask
34
35     integer i;
36     initial begin
37         clk = 0;
38         RcIn = 0;
39         rst = 1;
40         #12 rst = 0;
41         repeat (10) send_bit(0);
42
43         send_sequence(8'b01111110);
44
45         for (i = 0; i < 97; i = i + 1)
46             send_bit($random % 2);
47
48         repeat (20) send_bit(0);
49
50         send_sequence(8'b01111110);
51
52         for (i = 0; i < 40; i = i + 1)
53             send_bit($random % 2);
54
55         send_sequence(8'b10000001);
56
57         repeat (20) send_bit(0);
58         $stop;
59     end
60
61 endmodule
62

```

