
Digital Systems I

Computer Assignment #5
Synthesis of Counters, Shifters and State Machines

Amirali Dehghani

SID: 810102443



Codes

Instead of schematics, I described it in Verilog and then synthesized it in Quartus. At first I implemented the 7 bit counter(In code I realized I need 7 bit not 8 bit.) and signals like what I did in last CA for 3-bit counter then I draw the Transmitter block and signals using the FSM and after that, I connected it to the counter. At the end that I had a complete block of this, I


connected it to 10000001 detector from last CA and connect signals and wires to each other for the full circuit. I just described this in Verilog.

```
1    `timescale 1ns/1ns
2    module Counter_8(input wire [6:0] PI, input wire clk, rst, ci, cen, iz, output reg [6:0] PO, output wire co);
3    assign lden = iz || co;
4    always @(posedge clk, posedge rst) begin
5         if (rst) PO <= 3'd0;
6         else if (lden) PO <= PI;
7         else if (cen) PO <= PO + ci;
8         end
9         assign co = &PO;
10    endmodule</pre>
```

```
`timescale 1ns/1ns
module Transmitter(input wire clk, rst, RcIn, start, abort, output reg txOut, txValid, txAbort, startSeen);
   parameter[1:0] Idle = 0, Count97 = 1, Done = 2;
   reg [1:0] PS, NS;
   reg [6:0] init_val = 7'b0011111;
   reg izc, ld;
   assign ld = izc || co;
  always @(PS, NS, start, abort, co, RcIn) begin
       {izc, txOut, txValid, txAbort, startSeen} = 5'b0;
               izc = 1'b1;
               txOut = 1'b1;
                   NS = Done;
              else if (abort) begin
                   txAbort = 1'b1;
                   NS = Count97;
                   txValid = 1'b1;
               startSeen = 1'b1;
           Done: NS = Idle;
   always @(posedge clk, posedge rst) begin
       if (rst) PS <= Idle;</pre>
       else PS <= NS;
```


```
1    `timescale 1ns/1ns
2    module SerCommunication(input wire clk, rst, RcIn, output wire txOut, txValid, txAbort);
3    wire startSeen, detectorOut;
4    wire start = detectorOut && ~startSeen, abort = detectorOut && startSeen;
5    wire selectedRcIn = startSeen ? RcIn : ~RcIn;
6    Transmitter transmitter(.clk(clk), .rst(rst), .RcIn(RcIn),
7    .start(start), .abort(abort), .startSeen(startSeen),
8    .txOut(txOut), .txAbort(txAbort), .txValid(txValid));
9    s10000001detector seqDetector(.clk(clk), .rst(rst),
10    .J(selectedRcIn), .Y(detectorOut));
11 endmodule
```


Post Synthesis Waveform.





Transmitter in Quartus:

•		< <filter>></filter>
Flow Status	Successful - Sun Jun 08 03:56:20 2025	
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition	
Revision Name	Transmitter	
Top-level Entity Name	Transmitter	
Family	Cyclone IV GX	
Device	EP4CGX15BF14A7	
Timing Models	Final	
Total logic elements	25 / 14,400 (< 1 %)	
Total registers	9	
Total pins	9 / 81 (11 %)	
Total virtual pins	0	
Total memory bits	0 / 552,960 (0 %)	
Embedded Multiplier 9-bit elements	0	
Total GXB Receiver Channel PCS	0/2(0%)	
Total GXB Receiver Channel PMA	0/2(0%)	
Total GXB Transmitter Channel PCS	0/2(0%)	
Total GXB Transmitter Channel PMA	0/2(0%)	
Total PLLs	0/3(0%)	












```
reg clk, rst, RcIn, start, abort;
wire txOut, txValid, txAbort, startSeen;
    .rst(rst),
    .start(start),
    .txOut(txOut),
    .txAbort(txAbort),
    .startSeen(startSeen)
   rst = 1;
RcIn = 0;
    abort = 0;
        RcIn = $random;
        RcIn = $random;
    abort = 1; #10 abort = 0;
repeat (20) #10;
    $stop;
```





Serial Communicator in Quartus:

(I used the code for synthesis)









s100

