

SystemC and Virtual Prototyping


Dr. Matthias Jung, Fraunhofer Institute IESE


matthias.jung@iese.fraunhofer.de






Transaction Level Modeling (TLM)






How to build a virtual Smartphone?



Typical Smartphone SoC




Recap: Accuracy vs. Speed Trade-Off



Recap: Accuracy vs. Speed Trade-Off


E.g. RTL Simulations:

- VHDL / Verilog / SystemC
- Very accurate
- Very very very ... slow
- Inflexible




E.g. System Level Simulations:


- Fast
- Large flexibility
- Inaccurate




Remember: Cycle Accurate Simulation




- RTL models can have thousands of pins
- Simulate all events on all pins
 - RTL bus access has ~75 events



Transaction Level Modeling (TLM)



- Reduce structural accuracy by replacing signals by single function calls
 - e.g. AXI/AHB require more than 100 signals
- TLM is communication centric
 - Concentrate only on the important events
 - i.e. the Transactions
 - TLM bus access has 1-4 events
- TLM Simulations 100-10,000 times faster than RTL



Transaction: A custom TLM Implementation

```
#include <iostream>
#include <systemc.h>
#include <queue>

using namespace std;


enum cmd {READ, WRITE};

struct transaction {
    unsigned int data;
    unsigned int addr;
    cmd command;
};

class transactionInterface : public sc_interface {
public:
    virtual void transport(transaction &trans) = 0;
};
```

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/custom_tlm



Transaction: A custom TLM Implementation

```
SC_MODULE(PRODUCER)
{
    sc_port< transactionInterface > master;

    SC_CTOR(PRODUCER)
    {
        SC_THREAD(process);
    }

    void process()
    {
        for(unsigned int i=0; i < 4; i++) {
            wait(1,SC_NS);
            transaction trans;
            trans.addr = i;
            trans.data = rand();
            trans.command = cmd::WRITE;
            master->transport(trans);
        }

        for(unsigned int i=0; i < 4; i++) {
            wait(1,SC_NS);
            transaction trans;
            trans.addr = i;
            trans.data = 0;
            trans.command = cmd::READ;
            master->transport(trans);
            cout << trans.data << endl;
        }
    }
};
```

Write

Read

```
class CONSUMER : public sc_module,
                 public transactionInterface
{
    private:
        unsigned int memory[1024];

    public:
        SC_CTOR(CONSUMER) {
            for(unsigned int i=0; i < 1024; i++) {
                memory[i] = 0; // Initialize memory
            }
        }

        void transport(transaction &trans) {
            if(trans.command == cmd::WRITE) {
                memory[trans.addr] = trans.data;
            }
            else /* cmd::READ */ {
                trans.data = memory[trans.addr];
            }
        }
};


int sc_main(...) {
    PRODUCER cpu("cpu");
    CONSUMER mem("memory");
    cpu.master.bind(mem);
    sc_start();
    return 0;
}
```

The Producer is active, the consumer is passive


TLM Basic Concept


■ TLM2.0 Interoperability Layer:

- Interfaces & Sockets
- Generic Payload
- Base Protocol



TLM Use Cases / Timing Accuracy





TLM Coding Styles and Mechanisms

TLM Use Cases

SW Application
Development

SW Performance
Analysis

Architecture
Analysis

Hardware
Verification

TLM 2.0 Coding Style *(Just Guidelines)*

Loosely-Timed (LT)

Single-phase, blocking API

Multi-phase, non-blocking API

Approximately-Timed (AT)

TLM Mechanisms *(Definitive API for enabling Interoperability)*

Blocking
transport

DMI

Quantum
(Keeper)

Sockets


Generic
payload

Extensions

Phases

Non-
blocking
transport

TLM Coding Styles and Mechanisms



Coding Styles in TLM

■ Loosely-Timed (LT):




- As fast as possible
- Sufficient timing detail to boot OS and run multicore systems and to develop SW or drivers
- Processes can run ahead of simulation time (temporal decoupling)
- Each transaction completes in one blocking function call
- Usage of Direct Memory Interface (DMI) e.g. for boot process


■ Approximately-Timed (AT):



- Accurate enough for performance modelling
- Sufficient for architectural HW design space exploration
- Processes run in lockstep with simulation time
- Each transaction has usually 4 timing points i.e. 4 function calls (extensible if required, also less possible); non-blocking behavior
- More detailed than LT and therefore also slower than LT




Initiators, Targets and Interconnect




- TLM components are divided into Initiators, Targets and Interconnect components:
 - A initiator initiates (construct and send) new transactions
 - A target is a module that acts as the end point for a transaction. It executes requests from an initiator and send responses
 - An interconnect component forwards and routes transaction objects between initiators and targets
- Transactions are sent through initiator sockets (■) and received through target sockets (□)
- References to the object are passed along the forward and backward paths:
 - LT uses Forward and Return Path
 - AT uses Forward, Backward and Return Path

Initiator and Target Sockets



- Target port must implement `tlm_fw_transport_if` methods
- Initiator must implement `tlm_bw_transport_if` methods
- `b_transport` and `mem_ptr` functions are used for LT modeling
- `nb_transport` functions are used for AT modeling



Generic Payload

- The generic payload is designed to include typical attributes of memory mapped busses (e.g. AXI, AHB, etc.)
- It can supports
 - READ and WRITE transactions
 - Byte enables
 - Single word transfer
 - Burst transfer
 - Streaming transfer
- Extensions can be used to carry further metadata or to model more complex bus and NoC protocols and maintain 100% compatibility because they are ignorable
- Very efficient implementation for simulation speed

Generic payload object


Command
Address
Data
Byte Enables
Response Status

Extensions

Generic Payload Attributes

Attribute	Type	Modifiable?
Command	<code>tlm_command</code>	No
Address	<code>uint64_t</code>	Interconnect Only
Data Pointer	<code>unsigned char *</code>	No (array yes)
Data Length	<code>unsigned int</code>	No
Byte Enable Pointer	<code>unsigned char *</code>	No
Byte Enable Length	<code>unsigned int</code>	No
Streaming Width	<code>unsigned int</code>	No
DMI Hint	<code>bool</code>	Yes
Response Status	<code>tlm_response_status</code>	Target Only
Extensions	<code>(tlm_extension_base*)[]</code>	Yes

- Initiator should initialize attributes before sending the transaction object
- Set-Methods like `set_address()` etc. are provided
- The majority of the attributes must not be changed by Interconnects & Targets



Building a Blocking (LT) Initiator

```
class Initiator: sc_module, tlm::tlm_bw_transport_if<> {
public:
    tlm::tlm_initiator_socket<> iSocket;
    SC_CTOR(Initiator) : iSocket("iSocket") {
        iSocket.bind(*this);
        SC_THREAD(process);
    }

    void process() {
        for (int i = 0; i < 4; i++) {
            tlm::tlm_generic_payload trans;
            unsigned char data = rand();
            trans.set_address(i);
            trans.set_data_length(1);
            trans.set_command(tlm::TLM_WRITE_COMMAND);
            trans.set_data_ptr(&data);
            sc_time delay = sc_time(0, SC_NS);
            iSocket->b_transport(trans, delay);
            wait(delay);
        }
        for (int i = 0; i < 4; i++) {
            tlm::tlm_generic_payload trans;
            unsigned char data;
            trans.set_address(i);
            trans.set_data_length(1);
            trans.set_command(tlm::TLM_READ_COMMAND);
            trans.set_data_ptr(&data);
            sc_time delay = sc_time(0, SC_NS);
            iSocket->b_transport(trans, delay);
            wait(delay);
        }
    }
}
```

Write to memory

Read from memory


// Dummy method:

```
void invalidate_direct_mem_ptr(
    sc_dt::uint64 start_range,
    sc_dt::uint64 end_range)
{
}
```

Must be implemented

// Dummy method:

```
tlm::tlm_sync_enum nb_transport_bw(
    tlm::tlm_generic_payload& trans,
    tlm::tlm_phase& phase,
    sc_time& delay)
{
    return tlm::TLM_ACCEPTED;
}
};
```



Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_lt_initiator_target

Building a Blocking (LT) Target

```
class Target:sc_module, tlm::tlm_fw_transport_if<> {
private:
    unsigned char mem[1024];

public:
    tlm::tlm_target_socket<> tSocket;

    SC_CTOR(Target) : tSocket("tSocket") {
        tSocket.bind(*this);
    }

    void b_transport(tlm::tlm_generic_payload &trans,
                    sc_time &delay)
    {
        if(trans.get_address() >= 1024){
            SC_REPORT_FATAL(this->name(), "Out of Range");
        }

        if(trans.get_command() == tlm::TLM_WRITE_COMMAND)
        {
            memcpy(mem+trans.get_address(), // destination
                   trans.get_data_ptr(),    // source
                   trans.get_data_length()); // size
        } else {
            memcpy(trans.get_data_ptr(),    // destination
                   mem+trans.get_address(), // source
                   trans.get_data_length()); // size
        }
        delay = delay + sc_time(40, SC_NS);
    }
    ...
}
```

```
// Dummy method
virtual tlm::tlm_sync_enum nb_transport_fw(
    tlm::tlm_generic_payload& trans,
    tlm::tlm_phase& phase,
    sc_time& delay )
{
    return tlm::TLM_ACCEPTED;
}

// Dummy method
bool get_direct_mem_ptr(
    tlm::tlm_generic_payload& trans,
    tlm::tlm_dmi& dmi_data)
{
    return false;
}

// Dummy method
unsigned int transport_dbg(
    tlm::tlm_generic_payload& trans)
{
    return 0;
}
};
```

Must be implemented

Binding Target and Initiator

```
int sc_main (...)  
{  
    Initiator * cpu = new Initiator("cpu");  
    Target * memory = new Target("memory");  
  
    cpu->iSocket.bind(memory->tSocket);  
  
    sc_start();  
    return 0;  
}
```

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_lt_initiator_target

Summary:

- Initiator and target ports are derived from `sc_port` and `sc_export`
- `b_transport` uses call by reference to transfer the transaction object (from `tlm_generic_payload` class)
- The key idea of timing annotation is that the recipient is obliged to behave as if it had received the transaction at time `sc_time_stamp() + delay`
- All virtual methods must be implemented
- Transaction objects should be reused to avoid always new allocations

Error Handling for b_transport

enum tlm_response_status	Meaning
TLM_OK_RESPONSE	Successful transmission
TLM_INCOMPLETE_RESPONSE	Transaction not delivered to the target (default)
TLM_ADDRESS_ERROR_RESPONSE	Unable to work with given address
TLM_COMMAND_ERROR_RESPONSE	Unable to execute command (e.g write to ROM)
TLM_BURST_ERROR_RESPONSE	Unable to work with given datalength
TLM_BYTE_ENABLE_ERROR_RESPONSE	Unabel to work with byte enable
TLM_GENERIC_ERROR_RESPONSE	Any other error

- Initiator should set response status to **TLM_INCLOMPLETE_RESPONSE** (default)
- Targets modify the response status
- Initiator checks status of transaction when it is completed (e.g. after **b_transport**)

Error Handling for b_transport

```
class exampleInitiator: sc_module,
tlm::tlm_bw_transport_if<>
{
    ...
private:
void process()
{
    ...
    iSocket->b_transport(trans, delay);
    if(trans.is_response_error())
    {
        SC_REPORT_FATAL(name(), "Error")
    }
}
...
};
```

Detailed check can be done with
`trans.get_response_status()`

```
class exampleTarget : sc_module,
tlm::tlm_fw_transport_if<>
{
    ...
    unsigned char mem[512];

public:
    tlm::tlm_target_socket<> tSocket;

    SC_CTOR(exampleTarget) : tSocket("tSocket")
    {
        tSocket.bind(*this);
    }
}
```


```
void b_transport(... &trans, ... &delay)
{
    if (trans.get_address() >= 512) {
        trans.set_response_status(
            tlm::TLM_ADDRESS_ERROR_RESPONSE );
        return;
    }
    if (trans.get_data_length() != 4) {
        trans.set_response_status(
            tlm::TLM_BURST_ERROR_RESPONSE );
        return;
    }
    if (byt) {
        trans.set_response_status(
            tlm::TLM_BYTE_ENABLE_ERROR_RESPONSE );
        return;
    }

    if(trans.get_command() == tlm::TLM_WRITE_COMMAND){
        memcpy(...);
    }
    else {
        memcpy(...);
    }

    delay = delay + sc_time(40, SC_NS);

    trans.set_response_status( tlm::TLM_OK_RESPONSE );
}
};
```


Blocking Transport (LT)



Calling `wait()` results in a context switch ! → bad for simulation speed



Chaining b_transport Calls



Building an Interconnect Component

```
class Interconnect : sc_module,
                    tlm::tlm_bw_transport_if<>,
                    tlm::tlm_fw_transport_if<>
{
public:
    tlm::tlm_initiator_socket<> iSocket[2];
    tlm::tlm_target_socket<> tSocket;

    SC_CTOR(exampleInterconnect)
    {
        tSocket.bind(*this);
        iSocket[0].bind(*this);
        iSocket[1].bind(*this);
    }

    void b_transport(
        tlm::tlm_generic_payload &trans,
        sc_time &delay)
    {
        delay = delay + sc_time(40, SC_NS);

        if(trans.get_address() < 512) {
            iSocket[0]->b_transport(trans, delay);
        }
        else {
            trans.set_address(trans.get_address() - 512);
            iSocket[1]->b_transport(trans, delay);
        }
    }
    ... // Dummy Methods
};
```

Annotate
Bus Time


Modify
address

```
int sc_main (int __attribute__((unused)) sc_argc,
             char __attribute__((unused)) *sc_argv[])
{
    Initiator * cpu      = new Initiator("cpu");
    Target * memory1     = new Target("memory1");
    Target * memory2     = new Target("memory2");
    Interconnect * bus = new Interconnect("bus");

    cpu->iSocket.bind(bus->tSocket);
    bus->iSocket[0].bind(memory1->tSocket);
    bus->iSocket[1].bind(memory2->tSocket);


    sc_start();

    return 0;
}
```




Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_initiator_interconnect_target




Temporal Decoupling



- Frequent context switches between processes has bad influence on sim.-speed
- In temporal decoupled simulation mode a process keeps control until a quantum is reached, then its switched to another process
- Processes can run ahead of time! Out-of-order execution! Synchronization!

Blocking Interface (LT) with Quantum



Quantum Keeper

```
class Initiator: sc_module,
                tlm::tlm_bw_transport_if<>
{
    private:
        tlm_utils::tlm_quantumkeeper quantumKeeper;

    public:
        tlm::tlm_initiator_socket<> iSocket;
        SC_CTOR(exampleInitiator) : iSocket("iSocket")
        {
            iSocket.bind(*this);
            SC_THREAD(process);
            quantumKeeper.set_global_quantum(
                sc_time(1, SC_US)
            );
            quantumKeeper.reset();
        }

        void process()
        {
            // Write to memory:
            for (int i = 0; i < 1024; i++) {
                tlm::tlm_generic_payload trans;
                unsigned char data = rand();
                trans.set_address(i);
                trans.set_data_length(1);
                trans.set_command(tlm::TLM_WRITE_COMMAND);
                trans.set_data_ptr(&data);

                sc_time delay = quantumKeeper.get_local_time());
            }
        }
};
```

Static Method


```
iSocket->b_transport(trans, delay);
// Anotate the time of the target
quantumKeeper.set(delay);

// Consume internal computation time
quantumKeeper.inc(sc_time(10, SC_NS));

if(quantumKeeper.need_sync())
{
    quantumKeeper.sync();
}

...
// Dummy methods ...
};
```


Calls wait()
internally



Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_quantum_keeper


Quantum Keeper Variables and Methods




Quantum vs. Accuracy




- Quantum is user configurable
- Trade-off between simulation speed and accuracy
- The smaller the quantum, the more accurate the simulation
- If target uses `wait()` internally, it should set the `delay = SC_ZERO_TIME`



Our Artifacts Example (i.7, MacOS):



A Closer Look on Functional Simulation Errors



Temporal Coupled (e.g. Cycle Accurate)


- I/O Device makes an *Interrupt Request* (IRQ)
- The *Interrupt Service Routine* (ISR) will be called a few cycles later

Temporal Decoupled Simulation

- I/O Device makes an IRQ
- The ISR will be called in the next Quantum

Temporal Coupled
(e.g. Cycle Accurate)


Temporal Decoupled



Simulation Time

Checkpointing

- The ability to save the state of a simulation and later pick up at the exact same point in time.




- Gläser et al. [4] presented in 2015 the idea of using checkpointing in order to rollback in simulation time and force an earlier synchronization to correct the occurred errors.

Source: Jacob Engblom, Intel, SystemC Evolution Day, 2017

[4] Temporal decoupling with error-bounded predictive quantum control. Georg Glaeser, Gregor Nitsche, Eckhard Hennig. Published in Forum on Specification and Design Languages (FDL) 2015

The Good Old `fork()`

- `fork()` is a system call that allows a process in the OS to create a one-to-one copy of itself, called *child*.
- Supported by all OS: Linux, FreeBSD, macOS, ...
- Modern OS do not duplicate the complete memory space of a process
- Instead they use the Copy-on-Write semantic:
 - The copy operation is deferred to the first write to a memory page
 - In other words: a memory page is only copied in the moment of the change




Can `fork()` be used as an efficient way for checkpointing in order to get an error free temporal decoupled simulation?

Speculative Temporal Decoupling using fork ()

Idea:

- Use `fork ()` to backup the simulation state
- Execute the next quantum **speculatively**
- In case of an error rollback in simulation time
- Correct the timing error e.g. by temporary decreasing the quantum size




Two approaches investigated:


1. **Naïve Approach** (Forking at each quantum)
2. **Lockstep Approach** (Forking only in case of an error)

Synchronization of *parent* and *child* is done with `pipe` (acts like a barrier)

Details of the implementation are in the paper




Approach




Idea:



- Fork the simulation in the beginning. The parent runs while the child is waiting
- When no error occurs the child can catch up
- When an error happens rollback to the child and rectify the error




Results for the Approach




- Example System with one CPU and I/O Device
- Interrupt rates between 1s - 1ms
- Synchronization with `wait()`
- Synchronization with different quanta (0s, 1us, 10us)
- Errors = Number of missed IRQ events






DMI (Direct Memory Interface)



- Bypasses the Interconnects (e.g. Bus or Cache) and all socket & transport calls!
- Gives an initiator a pointer to memory region in the target
- Target can give a hint to initiator that DMI is available
- Uses also generic payload, can use also extensions
- Target can invalidate DMI regions
- Gives higher simulation speed, e.g. for booting an OS ...

DMI (Direct Memory Interface)

```
bool get_direct_mem_ptr(tlm_generic_payload trans, tlm_dmi dmiData);
```



```
void invalidate_direct_mem_ptr(uint64 start, uint64 end);
```

- Same routing as e.g. `b_transport`
- Class `tlm_dmi`:
 - `unsigned char* dmi_ptr`
 - `uint64 start_address`
 - `uint64 end_address`
 - `dmi_access_e granted_access`
 - `sc_time read_latency`
 - `sc_time write_latency`

DMI Initiator



```
class Initiator: sc_module, tlm::tlm_bw_transport_if<> {
    bool dmi // set to false in the constructor;
    tlm::tlm_dmi dmiData;
    ...
    void process() {
        for (int i = 0; i < 16; i++)
        {
            tlm::tlm_generic_payload trans;
            unsigned char data = rand();
            trans.set_address(i);
            trans.set_data_length(1);
            trans.set_command(tlm::TLM_WRITE_COMMAND);
            trans.set_data_ptr(&data);
            sc_time delay = sc_time(0, SC_NS);

            if ( dmi == true
                && i >= dmiData.get_start_address()
                && i <= dmiData.get_end_address())
            {
                if( trans.get_command() == tlm::TLM_READ_COMMAND
                    && dmiData.is_read_allowed())
                {
                    memcpy(&data,
                        dmiData.get_dmi_ptr() + i
                            - dmiData.get_start_address(),
                        trans.get_data_length());
                    delay += dmiData.get_read_latency();
                }
                else if( trans.get_command() == tlm::TLM_WRITE_COMMAND
                    && dmiData.is_write_allowed())
                {
                    memcpy(dmiData.get_dmi_ptr() + i
                        - dmiData.get_start_address(),
                        &data,
                        trans.get_data_length());
                    delay += dmiData.get_write_latency();
                }
            }
        }
    }
}
```

DMI start here

```
    } else {
        iSocket->b_transport(trans, delay);

        if(trans.is_dmi_allowed() == true) {
            dmiData.init(); // Reset DMI descriptor
            dmi = iSocket->get_direct_mem_ptr(trans, dmiData);
        }
    }
    wait(delay);
} // end for
sc_stop();
} // end process

void invalidate_direct_mem_ptr(sc_dt::uint64 start_range,
                               sc_dt::uint64 end_range)
{
    dmi = false;
}

// Dummy methods
...
};
```

Normal b_transport

Get DMI Hint!

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_lt_dmi

DMI Interconnect

```
class exampleInterconnect : sc_module, tlm::tlm_bw_transport_if<>, tlm::tlm_fw_transport_if<>
{
    public:
        tlm::tlm_initiator_socket<> iSocket;
        tlm::tlm_target_socket<> tSocket;

        SC_CTOR(exampleInterconnect) {
            tSocket.bind(*this);
            iSocket.bind(*this);
        }

        void b_transport(tlm::tlm_generic_payload &trans, sc_time &delay) {
            delay = delay + sc_time(40, SC_NS);
            iSocket->b_transport(trans, delay);
        }

        bool get_direct_mem_ptr(tlm::tlm_generic_payload& trans, tlm::tlm_dmi& dmi_data) {
            bool dmi = iSocket->get_direct_mem_ptr(trans, dmi_data);

            dmi_data.set_read_latency( dmi_data.get_read_latency() + sc_time(40, SC_NS));
            dmi_data.set_write_latency( dmi_data.get_write_latency() + sc_time(40, SC_NS));

            return dmi;
        }

        void invalidate_direct_mem_ptr(sc_dt::uint64 start_range, sc_dt::uint64 end_range)
        {
            tSocket->invalidate_direct_mem_ptr(start_range, end_range);
        }

        // Dummy methods ...
};
```

Forwarding DMI
request on
forward and
backward path

DMI Target

```

class exampleTarget : sc_module, tlm::tlm_fw_transport_if<> {
    unsigned char mem[512];

public:
    tlm::tlm_target_socket<> tSocket;

    SC_CTOR(exampleTarget) : tSocket("tSocket") {
        tSocket.bind(*this);
        SC_THREAD(invalidateProcess);
    }

    void invalidateProcess() {
        while(true) {
            wait(500, SC_NS);
            tSocket->invalidate_direct_mem_ptr(0, 511);
        }
    }

    void b_transport(tlm::tlm_generic_payload &trans, sc_time &delay) {
        ...
        trans.set_dmi_allowed( true );
    }

    bool get_direct_mem_ptr(tlm::tlm_generic_payload& trans, tlm::tlm_dmi& dmi_data) {
        std::cout << "get_direct_mem_ptr called" << std::endl;
        dmi_data.set_dmi_ptr(mem);
        dmi_data.set_start_address(0);
        dmi_data.set_end_address(511);
        dmi_data.set_read_latency(sc_time(40, SC_NS));
        dmi_data.set_write_latency(sc_time(40, SC_NS));
        dmi_data.allow_read_write();
        return true;
    }


    // Dummy methods ...
};

```

In this example the DMI access is invalidated every 500 ns, which is just an artificial example


Give Initiator a hint that DMI is possible

Configure DMI object with all relevant information



Debug Transport transport_dbg

```
unsigned int transport_dbg(tlm_generic_payload trans);
```



- Gives an initiator debug access to memory in a target
- Similar to b_transport
 - Different: delay free, no waits, no event notifications
 - Uses generic payload
 - Same routing as b_transport
- Used for initialization, e.g. for bootloading

Debug Transport transport_dbg

```
class Initiator : sc_module, tlm::tlm_bw_transport_if<> {
    ...
    void process() {
        ... // End of simulation:
        dumpMemory();
    }

    void dumpMemory()
    {
        unsigned char buffer[64];

        tlm::tlm_generic_payload trans;
        trans.set_address(0);
        trans.set_read();
        trans.set_data_length(64);
        trans.set_data_ptr(buffer);

        unsigned int n = iSocket->transport_dbg(trans);

        for(unsigned int i = 0; i < n; i++) {
            std::cout << std::hex
                << std::setfill('0')
                << std::setw(2)
                << (unsigned int)buffer[i];

            if((i+1)%8 == 0) {
                std::cout << std::endl;
            }
        }
    }
};
```

```
class Target : sc_module, tlm::tlm_fw_transport_if<>
{
    ...
    void b_transport(... &trans, ... &delay)
    {
        ...
    }

    unsigned int transport_dbg(&trans)
    {
        if (trans.get_address() >= 1024) {
            return 0;
        }

        if(trans.get_command() == tlm::TLM_WRITE_COMMAND)
        {
            memcpy(&mem[trans.get_address()],
                trans.get_data_ptr(),
                trans.get_data_length());
        } else /* tlm::TLM_READ_COMMAND */ {
            memcpy(trans.get_data_ptr(),
                &mem[trans.get_address()],
                trans.get_data_length());
        }
        return trans.get_data_length();
    }
};
```

Try code on github:

https://github.com/TUK-SCVP/SCVP.artifacts/tree/master/tlm_It_debug_transport