


HDL code to control speed, direction of DC motor


External View:



Truth Table:


↑	0 1	0	Cl. 1 '			
1 1		0	Clockwise	Speed[3:0]	Duty Cycle	Remark
↑	1 1	1	Anticlockwise	1110	10%	Lowest Speed
		1 1		1101	25%	
				1011	50%	
				0111	75%	Highest Speed

Interfacing Diagram:



PmodHB5 block diagram (top-down view)







```
VHDL Code:
                                                                                          process(clk int)
library IEEE;
                                                                                          begin
use IEEE.STD_LOGIC_1164.ALL;
                                                                                          if rising_edge(clk_int) then
use IEEE.STD LOGIC ARITH.ALL;
                                                                                          onperiod <= onperiod +1;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
                                                                                          end if:
                                                                                          end process;
entity dc motor is
Port(EN,DIR: out std logic; reset:in std logic;
                                                                                          Process(onperiod)
   clk: in std logic;
                                                                                          begin
   speed: in std_logic_vector(3 downto 0));
                                                                                          if onperiod>=duty_cycle then
                                                                                          if reset='0' then
end dc motor;
                                                                                          EN <='1';DIR<='0';
architecture dc motor1 of dc motor is
                                                                                          else
signal clk div: std logic vector(25 downto 0);
                                                                                          EN<='1';DIR<='1';
signal clk int: std logic;
                                                                                          end if:
signal onperiod: integer range 0 to 100 :=0;
                                                                                          end if:
signal duty_cycle: integer range 0 to 100;
                                                                                          end process;
                                                                                          end dc motor1;
begin
                                                                                          XDC File
process(clk)
                                                                                            ## This file is a general .xdc for the Basys3 rev B board
begin
                                                                                            ## To use it in a project:
                                                                                            ## - uncomment the lines corresponding to used pins
if rising_edge (clk) then
                                                                                            ## - rename the used ports (in each line, after get ports) according to the top level signal names in the project
clk div \le clk div + '1';
                                                                                            ## Clock signal
end if:
                                                                                            set_property PACKAGE_PIN W5 [get_ports clk]
                                                                                                 set property IOSTANDARD LVCMOS33 [get ports clk]
end process;
                                                                                                 #create clock -add -name sys clk pin -period 10.00 -waveform (0 5) [get ports clk]
clk int<=clk div(1);
                                                                                            set_property PACKAGE_PIN V17 [get_ports {reset}]
                                                                                                 set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
process(speed)
                                                                                            set property PACKAGE PIN V16 [get ports {speed[0]}]
                                                                                                 set property IOSTANDARD LVCMOS33 [get ports {speed[0]}]
begin
                                                                                            set_property PACKAGE_PIN W16 [get_ports {speed[1]}]
case speed is
                                                                                                 set_property IOSTANDARD LVCMOS33 [get_ports {speed[1]}]
                                                                                            set property PACKAGE PIN W17 [get ports {speed[2]}]
when "1110" => duty cycle <= 90;
                                                                                                 set property IOSTANDARD LVCMOS33 [get ports {speed[2]}]
                                                                                            set property PACKAGE PIN W15 [get ports {speed[3]}]
when "1101" => duty cycle <= 75;
                                                                                                 set_property IOSTANDARD LVCMOS33 [get_ports {speed[3]}]
when "1011" => duty cycle <= 50;
when "0111" => duty cycle <= 25;
                                                                                            ##Pmod Header JC
                                                                                            ##Sch name = JC1
when others => duty_cycle <= 10;
                                                                                            set property PACKAGE PIN K17 [get ports {DIR}]
                                                                                                 set_property IOSTANDARD LVCMOS33 [get ports {DIR}]
end case;
                                                                                            set property PACKAGE PIN M18 [get ports (EN)]
end process;
                                                                                                 set property IOSTANDARD LVCMOS33 [get ports {EN}]
```



Theory

The Digilent PmodHB5 offers a 2A H-bridge circuit to drive small to medium sized DC motors. This module was specifically designed to work with the Digilent gearbox motor, which incorporates quadrature encoder feedback.



Features include:

- 2A H-bridge circuit
- Drive a DC motor with operating voltage up to 12V
- 6-pin JST connector for direct connection to Digilent motor/gearboxes
- Two screw terminals for external motor power supply
- Small PCB size for flexible designs 1.2 in × 0.8 in (3.0 cm × 2.0 cm)
- 6-pin Pmod connector with GPIO interface

1 Functional Description


The PmodHB5 utilizes a full H-Bridge circuit to allow users to drive DC motors from the system board. Two sensor feedback pins are incorporated into the motor connection header and are specifically designed to work with the Digilent motor/gearbox.

2 Interfacing with the Pmod

The PmodHB5 communicates with the host board via the GPIO protocol. Like all H-Bridges, care must be taken to avoid causing a potential short within the circuitry. In terms of this Pmod, this means that the Direction pin must not change state while the Enable pin is at a high voltage state. If this does occur, one set of switches that are driving the motor will be closing while the other set is opening, allowing for the possibility for both sets of switches to be open at the same time, creating a short.



To drive the motor at a specific speed, users will need to choose a static direction (forwards or backwards corresponding to high or low voltage) on the Direction pin, and then perform pulse width modulation on the Enable pin. The more often that an enable pin is driven high within a set time frame, the faster the DC motor will spin.



The way that this works is that when voltage is being applied, the motor is driven by the changing magnetic forces. When voltage is stopped, momentum causes the motor to continue spinning a while. At a high enough frequency, this process of powering and coasting enables the motor to achieve a smooth rotation that can easily be controlled through digital logic.

Header J1 (pin 1 on the top)			
Pin	Signal	Description	
1	DIR	Direction pin	
2	EN	Enable pin	
3	SA	Sensor A feedback pin	
4	SB	Sensor B feedback pin	
5	GND	Power Supply Ground	
6	VCC	Positive Power Supply (3.3/5V)	


Header J2 (pin 1 on the bottom)			
Pin	Signal	Description	
1	SB	Sensor B feedback pin	
2	SA	Sensor A feedback pin	
3	GND	Power Supply Ground	
4	VCC	Positive Power Supply (3.3/5V)	
5	M+	Motor positive pin	
6	M-	Motor negative pin	

Table 1. Pinout description table.




HDL code to control speed, direction of Stepper Motor

External View:



Truth Table:

Speed of motor			rogot	clk	Direction	motor[3:0]	Remark
speed[1:0]	clk	Remark	reset	CIK	Direction	1110101[3:0]	Kemark
00	clk_div(25)	Lowest	0	X	X	1001	
01	clk_div(23)			†		1100	
10	clk_div(21)			†	0	0110	Clock wise
11	clk_div(19)	Highest		†	0	0011	Clock wise
			1	↑		1001	
			1	↑		0011	
				↑	1	0110	Anticlockwise
				†	1	1100	Anuciockwise
				↑		1001	





```
elsif rising edge(clk int) then
VHDL Code:
                                                                                           if direction='0' then
library IEEE;
                                                                                           angle <= angle(0) & angle(3 downto 1);</pre>
use IEEE.STD LOGIC 1164.ALL;
                                                                                          else
use IEEE.STD LOGIC ARITH.ALL;
                                                                                          angle<=angle(2 downto 0) & angle(3);</pre>
use IEEE.STD LOGIC UNSIGNED.ALL;
                                                                                          end if;
                                                                                    end if;
entity stepper is
                                                                                    end process;
      Port (motor: out std logic vector(3 downto 0);
                                                                                    motor <= angle;
                  clk, reset: in std logic;
                                                                                    end stepper;
                  speed:in std logic vector(1 downto 0);
                                                                                    XDC File
                 direction: in std logic);
end stepper;
                                                                                      ## This file is a general .xdc for the Basys3 rev B board
                                                                                      ## To use it in a project:
architecture stepper of stepper is
                                                                                      ## - uncomment the lines corresponding to used pins
                                                                                      ## - rename the used ports (in each line, after get ports) according to the top level signal names in the project
signal clk div : std logic vector(25 downto 0);
signal clk int: std logic;
                                                                                      ## Clock signal
signal angle : std logic vector(3 downto 0):="1001";
                                                                                      set property PACKAGE PIN W5 [get ports clk]
                                                                                          set property IOSTANDARD LVCMOS33 [get ports clk]
begin
                                                                                          #create clock -add -name sys clk pin -period 10.00 -waveform (0 5) [get ports clk]
process(clk)
                                                                                      ## Switches
                                                                                      set property PACKAGE_PIN V17 [get_ports (reset)]
begin
                                                                                          set property IOSTANDARD LVCMOS33 [get ports {reset}]
if rising edge (clk) then
                                                                                      set property PACKAGE PIN V16 [get ports {speed[1]}]
clk div <= clk div + '1';
                                                                                          set property IOSTANDARD LVCMOS33 [get ports (speed[1])]
                                                                                      set property PACKAGE PIN W16 [get ports (speed[0])]
end if:
                                                                                          set property IOSTANDARD LVCMOS33 [get ports {speed[0]}]
end process;
                                                                                      set property PACKAGE PIN W17 [get ports (direction)]
                                                                                          set property IOSTANDARD LVCMOS33 [get ports (direction)]
clk int<=clk div(25) when speed ="00"else
                       clk div(23) when speed ="01"else
                                                                                      ##Pmod Header JC
                       clk div(21) when speed ="10"else
                                                                                      ##Sch name = JC7
                        clk div(19);
                                                                                      set property PACKAGE PIN L17 [get ports (motor[0])]
                                                                                          set property IOSTANDARD LVCMOS33 [get ports {motor[0]}]
                                                                                      set property PACKAGE PIN M19 [get ports (motor[1])]
process(reset,clk int,direction)
                                                                                          set property IOSTANDARD LVCMOS33 [get ports (motor[1])]
begin
                                                                                      ##Sch name = JC9
if reset='0' then
                                                                                      set property PACKAGE PIN P17 [get ports {motor[2]}]
                                                                                          set property IOSTANDARD LVCMOS33 [get ports {motor[2]}]
                  angle <= "1001";
                                                                                      ##Sch name = JC10
                                                                                      set property PACKAGE PIN R18 [get ports {motor[3]}]
                                                                                          set property IOSTANDARD LVCMOS33 [get ports (motor[3])]
```



Theory

Overview

The Digilent PmodSTEP can drive either a 4-pin or 6-pin stepper motor.



The PmodSTEP.

Features include:

- Utilizes a ST L293DD channel driver
- Capable of running both a 4 and 6 pin stepper motor simultaneously
- Multiple LEDs to indicate signal propagation

1 Functional Description

The PmodSTEP utilizes ST's four channel driver, a L293DD, to drive stepper motors at higher currents than a system board can typically provide from their logic outputs. External test point headers and LEDs are provided for easy testing and observation of the propagation of signals.

2 Interfacing with the Pmod

The PmodSTEP communicates with the host board via the GPIO protocol.

This Pmod offers headers for both 4-pin and 6-pin stepper motors. Stepper motors work by alternately energizing the coils to different polarities inducing the stepper motor to rotate.

4-pin stepper motors only work in the bipolar configuration, requiring that the two inputs on each electromagnetic coil are brought to the correct logic level voltages to induce current flow in the correct direction. The 6-pin stepper motor header on this Pmod can be oriented for either bipolar or unipolar configuration. The two extra pins on this

header provide two positive power pins as a source of current for when an input on one end of a coil is driven to a logic low voltage level.

Pin	Signal	Description
1	SIG1	Signal 1
2	SIG2	Signal 2
3	SIG3	Signal 3
4	SIG4	Signal 4
5	GND	Power Supply Ground
6	VCC	Positive Power Supply
7	SIG5	Signal 5/Output 1 for the Stepper Motor
8	SIG6	Signal 6/Output 2 for the Stepper Motor
9	SIG7	Signal 7/Output 3 for the Stepper Motor
10	SIG8	Signal 8/Output 4 for the Stepper Motor
11	GND	Power Supply Ground
12	VCC	Positive Power Supply

Table 1. Pinout description table.

Any external power applied to the PmodSTEP must be within 4.5V and 36V; it is recommended that Pmod is operated at 5V.