

# HDL code to display messages on the given seven segment display accepting Hex key pad input data.

### **External View**



## Theory

**1 Functional Description** The PmodKYPD utilizes 4 rows and columns to create an array of 16 momentary pushbuttons. By driving the column lines to a logic level low voltage one at a time, users may read the corresponding logic level voltage on each of the rows to determine which button, if any, is currently being pressed. Simultaneous button presses can also be recorded, although it is still required to step through each row and column separately in order to ensure that the pressed buttons do not interfere with each measurement.


2 Interfacing with the Pmod The PmodKYPD communicates with the host board via the GPIO protocol. Each button is placed within a simple voltage divider circuit. When a button is not pressed, a large pull-up resistor maintains a logic level high voltage on each of the row pins. When a column pin is driven to a logic level low voltage and a corresponding

### **SEVEN SEGMENT DISPLAY:**

To illuminate a segment, the anode should be driven high while the cathode is driven low. However, since the Basys 3 uses transistors to drive enough current into the common anode point, the anode enables are inverted. Therefore, both the ANO..3 and the CA..G/DP signals are driven low when active.



**Interfacing Diagram** 



Header J1								
Pin	Signal	Description	Pin	Signal	Description			
1	COL4	Column 4	7	ROW4	Row 4			
2	COL3	Column 3	8	ROW3	Row 3			
3	COL2	Column 2	9	ROW2	Row 2			
4	COL1	Column 1	10	ROW1	Row 1			
5	GND	Power Supply Ground	11	GND	Power Supply Ground			
6	VCC	Power Supply (3.3V/5V)	12	VCC	Power Supply (3.3V/5V)			



Truth Table

col	row	message (GFEDCBA)	Display  A B C D D D	
	1110	1111001	1	
	1101	0011001	4	
1110	1011	1111000	7	
	0111	1111111	0	
	1110	0100100	2	
	1101	0010010	5	
1101	1011	0000000	8	
	0111	0001110	F	
	1110	0110000	3	
	1101	0000010	6	
1011	1011	0010000	9	
	0111	0000110	E	
	1110	0001000	A	
0111	1101	0000011	b	
	1011	1000110	C	
	0111	0100001	d	
col= 1110(colomn 1)		row=1110(row 1)		
col= 1101(colomn 2)		row=1101(row 2)		
col= 1011(colomn 3)		row=1011(row 3)		
col= 0111(colomn 4)		row=0111(row 4)		



```
process(col,row)
library IEEE;
                                                                   begin
use IEEE.STD LOGIC 1164.ALL;
                                                                   case col is
use IEEE.STD LOGIC ARITH.ALL;
                                                                   when "1110" =>
use IEEE.STD LOGIC UNSIGNED.ALL;
                                                                   case row is
                                                                   when "1110" => message<= "1111001";
entity seven segment display is
                                                                   when "1101" \Rightarrow message \Leftarrow "0011001";
Port (col: inout std logic vector(3 downto 0);
                                                                   when "1011" => message <= "1111000":
row: in std logic vector(3 downto 0);
                                                                   when "0111" => message <= "1111111";
clk: in std logic;
                                                                   when others\Rightarrow message \Leftarrow "1111111";
an: out std logic vector(3 downto 0);
                                                                   end case:
dp: out std logic;
message: out std logic vector(6 downto 0));
                                                                   when "1101" =>
end seven segment display;
                                                                   case row is
                                                                   when "1110" \Rightarrow message \leq = "0100100";
architecture seven segment display of seven segment display is
                                                                   when "1101" => message<= "0010010":
signal clk div : std logic vector( 25 downto 0):
                                                                   when "1011" => message <= "00000000";
                                                                   when "0111" \Rightarrow message \leq "0001110";
signal cnt 2bit : std logic vector(1 downto 0);
                                                                   when others=> message<= "11111111";
begin
                                                                   end case:
process(clk)
                                                                   when "1011" =>
begin
                                                                   case row is
if clk='1' and clk'event then
                                                                   when "1110" => message<= "0110000";
clk div <= clk div + '1';</pre>
                                                                   when "1101" \Rightarrow message \leq "0000010":
end if:
                                                                   when "1011" => message<= "0010000":
end process:
                                                                   when "0111" => message<= "0000110";
                                                                   when others=> message<= "11111111";
process(clk_div(25))
                                                                   end case:
begin
if clk div(25) = '1' and clk div(25)'event then
                                                                   when "0111" =>
cnt 2bit <= cnt 2bit + '1';</pre>
                                                                   case row is
end if:
                                                                   when "1110" \Rightarrow message \leq "0001000":
end process;
                                                                   when "1101" \Rightarrow message \leq "0000011";
                                                                   when "1011" => message<= "1000110";
process(cnt 2bit)
                                                                   when "0111" => message<= "0100001":
begin
                                                                   when others=> message<= "11111111";
case cnt 2bit is
                                                                   end case:
when "00" => co1<= "1110":
                                                                   when others=> null:
when "01" => co1<= "1101":
                                                                   end case:
when "10" => col <= "1011":
                                                                   end process;
when "11" => col\le= "0111":
when others => null:
                                                                   an <= "00000":
end case:
                                                                   dp \le 0':
                                                                   end seven segment display;
end process;
```



#### XDC file: ##Pmod Header JC ##Sch name = JC1 ## Clock signal set property PACKAGE PIN W5 [get ports clk] set property PACKAGE PIN K17 [get ports {col[3]}] set property IOSTANDARD LVCMOS33 [get\_ports clk] set property IOSTANDARD LVCMOS33 [get\_ports {col[3]}] #create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports clk] ##Sch name = JC2 set property PACKAGE PIN M18 [get ports {col[2]}] #7 segment display set property IOSTANDARD LVCMOS33 [get ports {col[2]}] set property PACKAGE PIN W7 [get ports {message[0]}] ##Sch name = JC3 set property IOSTANDARD LVCMOS33 [get\_ports {message[0]}] set property PACKAGE PIN N17 [get ports {col[1]}] set property PACKAGE PIN W6 [get ports {message[1]}] set property IOSTANDARD LVCMOS33 [get\_ports {col[1]}] set property IOSTANDARD LVCMOS33 [get\_ports {message[1]}] set property PACKAGE PIN U8 [get ports {message[2]}] ##Sch name = JC4 set property IOSTANDARD LVCMOS33 [get\_ports {message[2]}] set property PACKAGE PIN P18 [get\_ports {col[0]}] set property PACKAGE PIN V8 [get ports {message[3]}] set property IOSTANDARD LVCMOS33 [get\_ports {col[0]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {message[3]}] ##Sch name = JC7 set property PACKAGE PIN U5 [get ports {message[4]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {message[4]}] set property PACKAGE PIN L17 [get ports {row[3]}] set property PACKAGE PIN V5 [get ports {message[5]}] set property IOSTANDARD LVCMOS33 [get\_ports {row[3]}] set property IOSTANDARD LVCMOS33 [get\_ports {message[5]}] ##Sch name = JC8 set property PACKAGE PIN U7 [get ports {message[6]}] set property PACKAGE PIN M19 [get ports {row[2]}] set property IOSTANDARD LVCMOS33 [get\_ports {message[6]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {row[2]}] set property PACKAGE PIN V7 [get ports dp] ##Sch name = JC9 set property IOSTANDARD LVCMOS33 [get\_ports dp] set\_property PACKAGE\_PIN P17 [get\_ports {row[1]}] set property IOSTANDARD LVCMOS33 [get\_ports {row[1]}] set property PACKAGE PIN U2 [get ports {an[0]}] ##Sch name = JC10 set\_property IOSTANDARD LVCMOS33 [get\_ports {an[0]}] set property PACKAGE PIN U4 [get ports {an[1]}] set property PACKAGE PIN R18 [get ports {row[0]}] set property IOSTANDARD LVCMOS33 [get\_ports {an[1]}] set\_property IOSTANDARD LVCMOS33 [get\_ports {row[0]}] set property PACKAGE PIN V4 [get ports {an[2]}] set property IOSTANDARD LVCMOS33 [get\_ports {an[2]}] set property PACKAGE PIN W4 [get ports {an[3]}] set property IOSTANDARD LVCMOS33 [get\_ports {an[3]}]