







BQ34Z100-R2 SLUSF37 - DECEMBER 2022

# BQ34Z100-R2 Wide Range Fuel Gauge with Impedance Track™ Technology

#### 1 Features

- Supports Li-ion, LiFePO<sub>4</sub>, PbA, NiMH, and NiCd chemistries
- Capacity estimation using patented Impedance Track™ technology for batteries from 3 V to
  - Aging compensation
  - Self-discharge compensation
- Supports battery capacities up to 7000 Ah with standard configuration options
- Supports charge and discharge currents up to 8160 A with standard configuration options
- External NTC thermistor support
- Supports two-wire I<sup>2</sup>C and HDQ single-wire communication interfaces with host system
- SHA-1/HMAC authentication
- One- or four-LED direct display control
- Five-LED and higher display through port expander
- Reduced power modes (typical battery pack operating range conditions)
  - NORMAL operation: < 145-µA average</li>

\*\* optional to reduce divider power consumption

- SLEEP: < 84-µA average</li>
- FULL SLEEP: < 30-µA average</li>
- Package: 14-pin TSSOP

# 2 Applications

- Light electric vehicles
- Medical instrumentation
- Mobile radios
- Power tools
- Uninterruptible power supplies (UPS)

# 3 Description


The BQ34Z100-R2 device is an Impedance Track™ fuel gauge for Li-ion, PbA, NiMH, and NiCd batteries, and works independently of battery seriescell configurations. Batteries from 3 V to 16.7 KV can be easily supported through an external voltage translation circuit that is controlled automatically to reduce system power consumption.

The BQ34Z100-R2 device provides several interface options, including an I<sup>2</sup>C peripheral, an HDQ peripheral, one or four direct LEDs, and an ALERT output pin. Additionally, the BQ34Z100-R2 provides support for an external port expander for more than four LEDs.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)	
BQ34Z100-R2	TSSOP (14)	5.00 mm × 4.40 mm	

For all available packages, see the orderable addendum at the end of the data sheet.



**Simplified Schematic** 



# **Table of Contents**

1 Features1	6.12 Electrical Characteristics: Data Flash Memory
2 Applications1	Characteristics
3 Description1	6.13 Timing Requirements: HDQ Communication
4 Revision History2	6.14 Timing Requirements: I <sup>2</sup> C-Compatible Interface
5 Pin Configuration and Functions3	6.15 Typical Characteristics
Specifications4	7 Functional Block Diagram1
6.1 Absolute Maximum Ratings4	8 Application and Implementation 1
6.2 ESD Ratings4	8.1 Application Information1
6.3 Recommended Operating Conditions4	8.2 Typical Applications1
6.4 Thermal Information5	9 Power Supply Recommendations1
6.5 Electrical Characteristics: Power-On Reset5	10 Layout1
6.6 Electrical Characteristics: LDO Regulator5	10.1 Layout Guidelines1
6.7 Electrical Characteristics: Internal Temperature	10.2 Layout Example1
Sensor Characteristics5	11 Device and Documentation Support2
6.8 Electrical Characteristics: Low-Frequency	11.1 Documentation Support2
Oscillator6	11.2 Receiving Notification of Documentation Updates 2
6.9 Electrical Characteristics: High-Frequency	11.3 Support Resources2
Oscillator6	11.4 Trademarks2
6.10 Electrical Characteristics: Integrating ADC	11.5 Electrostatic Discharge Caution2
(Coulomb Counter) Characteristics6	11.6 Glossary2
6.11 Electrical Characteristics: ADC (Temperature	12 Mechanical, Packaging, and Orderable
and Cell Measurement) Characteristics6	Information2

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2022	*	Initial Release



# **5 Pin Configuration and Functions**




Table 5-1. Pin Functions

P	PIN	TYPE	DESCRIPTION
NAME	NUMBER	ITPE	DESCRIPTION
P2	1	0	LED 2 or Not Used (connect to VSS)
VEN	2	0	Active High Voltage Translation Enable. This signal is optionally used to switch the input voltage divider on/off to reduce the power consumption (typ 45 $\mu$ A) of the divider network. If not used, then this pin can be left floating or tied to VSS.
P1	3	0	LED 1 or Not Used (connect to VSS). This pin is also used to drive an LED for single-LED mode. Use a small signal N-FET (Q1) in series with the LED as shown on Figure 8-4.
BAT	4	I	Translated Battery Voltage Input
CE	5	I	Chip Enable. Internal LDO is disconnected from REGIN when driven low.
REGIN	6	Р	Internal integrated LDO input. Decouple with a 0.1-µF ceramic capacitor to VSS.
REG25	7	Р	2.5-V output voltage of the internal integrated LDO. Decouple with 1-µF ceramic capacitor to VSS.
VSS	8	Р	Device ground
SRP	9	I	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRP is nearest the BAT– connection.
SRN	10	I	Analog input pin connected to the internal coulomb-counter peripheral for integrating a small voltage between SRP and SRN where SRN is nearest the PACK– connection.
P6/TS	11	I	Pack thermistor voltage sense (use a 103AT-type thermistor)
P5/HDQ	12	I/O	Open-drain HDQ Serial communication line (target). If not used, then this pin can be left floating or tied to VSS.
P4/SCL	13	I	Target $I^2C$ serial communication clock input. Use with a 10-k $\Omega$ pullup resistor (typical). This pin is also used for LED 4 in the four-LED mode. If not used, then this pin can be left floating or tied to VSS.
P3/SDA	14	I/O	Open-drain target $I^2C$ serial communication data line. Use with a 10-k $\Omega$ pullup resistor (typical). This pin is also used for LED 3 in the four-LED mode. If not used, then this pin can be left floating or tied to VSS.



#### **6 Specifications**

# **6.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Regulator Input Range	-0.3	5.5	V
Supply Voltage Range	-0.3	2.75	V
Open-drain I/O pins (SDA, SCL, HDQ, VEN)	-0.3	5.5	V
Bat Input pin	-0.3	5.5	V
Input Voltage range to all other pins (P1, P2, SRP, SRN)	-0.3	VCC + 0.3	V
Human-body model (HBM), BAT pin		1.5	kV
Human-body model (HBM), all other pins		2	kV
Operating free-air temperature range	-40	85	°C
Functional temperature range	-40	100	°C
Storage temperature range	-65	150	°C
Lead temperature (soldering, 10 s)	-40	100	°C
	Supply Voltage Range Open-drain I/O pins (SDA, SCL, HDQ, VEN) Bat Input pin Input Voltage range to all other pins (P1, P2, SRP, SRN) Human-body model (HBM), BAT pin Human-body model (HBM), all other pins Operating free-air temperature range Functional temperature range Storage temperature range	Regulator Input Range -0.3  Supply Voltage Range -0.3  Open-drain I/O pins (SDA, SCL, HDQ, VEN) -0.3  Bat Input pin -0.3  Input Voltage range to all other pins (P1, P2, SRP, SRN) -0.3  Human-body model (HBM), BAT pin  Human-body model (HBM), all other pins  Operating free-air temperature range -40  Functional temperature range -65	Regulator Input Range         -0.3         5.5           Supply Voltage Range         -0.3         2.75           Open-drain I/O pins (SDA, SCL, HDQ, VEN)         -0.3         5.5           Bat Input pin         -0.3         5.5           Input Voltage range to all other pins (P1, P2, SRP, SRN)         -0.3         VCC + 0.3           Human-body model (HBM), BAT pin         1.5           Human-body model (HBM), all other pins         2           Operating free-air temperature range         -40         85           Functional temperature range         -40         100           Storage temperature range         -65         150

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			VALUE	UNIT
V/EOD)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\ <u>\</u>
	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

 $T_A = -40$ °C to 85°C; Typical Values at  $T_A = 25$ °C  $C_{LDO25} = 1.0 \mu F$ , and  $V_{REGIN} = 3.6 \text{ V}$  (unless otherwise noted)

/ \		LDO25 I / INLOIN	`	,		
			MIN	NOM	MAX	UNIT
V	Supply Valtage	No operating restrictions	2.7	·	4.5	V
V <sub>REGIN</sub>	Supply Voltage	No FLASH writes	2.45		2.7	V
C <sub>REGIN</sub>	External input capacitor for internal LDO between REGIN and VSS	Nominal capacitor values specified. Recommend a 10% ceramic X5R type		0.1		μF
C <sub>LDO25</sub>	External output capacitor for internal LDO between VCC and VSS	capacitor located close to the device.	0.47	1		μF
I <sub>CC</sub>	NORMAL operating-mode current	Gas Gauge in NORMAL mode, I <sub>LOAD</sub> > <b>Sleep Current</b>		145		μΑ
I <sub>SLP</sub>	SLEEP operating-mode current	Gas Gauge in SLEEP mode, I <sub>LOAD</sub> < <i>Sleep Current</i>		84		μΑ
I <sub>SLP+</sub>	FULLSLEEP operating-mode current	Gas Gauge in FULL SLEEP mode, I <sub>LOAD</sub> < <i>Sleep Current</i>		30		μΑ
V <sub>OL</sub>	Output voltage, low (SCL, SDA, HDQ, VEN)	I <sub>OL</sub> = 3 mA		-	0.4	V
V <sub>OH(PP)</sub>	Output voltage, high	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.5			V
V <sub>OH(OD)</sub>	Output voltage, high (SDA, SCL, HDQ, VEN)	External pull-up resistor connected to V <sub>CC</sub>	V <sub>CC</sub> - 0.5			V
V <sub>IL</sub>	Input voltage, low		-0.3		0.6	V

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



#### 6.3 Recommended Operating Conditions (continued)

 $T_A = -40$ °C to 85°C; Typical Values at  $T_A = 25$ °C  $C_{LDO25} = 1.0 \mu F$ , and  $V_{REGIN} = 3.6 \text{ V}$  (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IH(OD)</sub>	Input voltage, high (SDA, SCL, HDQ)	1.2		6	V
V <sub>A1</sub>	Input voltage range (TS)	VSS - 0.05		1	V
V <sub>A2</sub>	Input voltage range (BAT)	VSS - 0.125	-	5	V
V <sub>A3</sub>	Input voltage range (SRP, SRN)	VSS - 0.125	-	0.125	V
I <sub>LKG</sub>	Input leakage current (I/O pins)			0.3	μA
t <sub>PUCD</sub>	Power-up communication delay		250		ms

#### 6.4 Thermal Information

		BQ34Z100-R2	
	THERMAL METRIC <sup>(1)</sup>	TSSOP (PW)	UNIT
		14 PINS	
R <sub>0JA, High K</sub>	Junction-to-ambient thermal resistance	103.8	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	31.9	
R <sub>θJB</sub>	Junction-to-board thermal resistance	46.6	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.0	C/VV
ΨЈВ	Junction-to-board characterization parameter	45.9	
R <sub>0</sub> JC(bottom)	Junction-to-case(bottom) thermal resistance	N/A	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics Application Report, SPRA953.

#### 6.5 Electrical Characteristics: Power-On Reset

 $T_{\Delta} = -40^{\circ}$ C to 85°C; Typical Values at TA = 25°C and  $V_{REGIN} = 3.6$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going battery voltage input at REG25		2.05	2.20	2.31	V
V <sub>HYS</sub>	Power-on reset hysteresis		45	115	185	mV

#### 6.6 Electrical Characteristics: LDO Regulator

 $T_A = 25$ °C,  $C_{LDO25} = 1.0 \mu F$ ,  $V_{REGIN} = 3.6 \text{ V}$  (unless otherwise noted)<sup>(1)</sup>

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
, Re	Regulator output	$2.7 \text{ V} \le \text{V}_{\text{REGIN}} \le 4.5 \text{ V},$ $\text{I}_{\text{OUT}} \le 16 \text{ mA}$	T <sub>A</sub> = -40°C to 85°C	2.3	2.5	2.7	V
V <sub>REG25</sub>		2.45 V $\leq$ V <sub>REGIN</sub> $<$ 2.7 V (low battery), I <sub>OUT</sub> $\leq$ 3 mA	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	2.3			V
I <sub>SHORT</sub> (2)	Short Circuit Current Limit	V <sub>REG25</sub> = 0 V	T <sub>A</sub> = -40°C to 85°C			250	mA

<sup>(1)</sup> LDO output current,  $I_{\text{OUT}}$ , is the sum of internal and external load currents.

#### 6.7 Electrical Characteristics: Internal Temperature Sensor Characteristics

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
G <sub>TEMP</sub>	Temperature sensor voltage gain			-2		mV/°C

Copyright © 2023 Texas Instruments Incorporated

<sup>(2)</sup> Specified by design. Not production tested.



#### 6.8 Electrical Characteristics: Low-Frequency Oscillator

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER	₹	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(LOSC)</sub>	Operating frequency			32.768		kHz
		TA = 0°C to 60°C	-1.5%	0.25%	1.5%	
f <sub>(LEIO)</sub>	Frequency error <sup>(1)</sup> (2)	TA = -20°C to 70°C	-2.5%	0.25%	2.5%	
		TA = -40°C to 85°C	-4%	0.25%	4%	
t <sub>(LSXO)</sub>	Start-up time <sup>(3)</sup>			500		μs

- (1) The frequency drift is included and measured from the trimmed frequency at VCC = 2.5 V,  $T_A$  = 25°C.
- (2) The frequency error is measured from 32.768 kHz.
- (3) The startup time is defined as the time it takes for the oscillator output frequency to be ±3%.

#### 6.9 Electrical Characteristics: High-Frequency Oscillator

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(OSC)</sub>	Operating frequency			8.389		MHz
		T <sub>A</sub> = 0°C to 60°C	-2%	0.38%	2%	
f <sub>(EIO)</sub>	Frequency error <sup>(1)</sup> (2)	$T_A = -20$ °C to 70°C	-3%	0.38%	3%	
		$T_A = -40$ °C to 85°C	-4.5%	0.38%	4.5%	
t <sub>(SXO)</sub>	Start-up time <sup>(2)</sup>			2.5	5	ms

- (1) The frequency error is measured from 2.097 MHz.
- (2) The startup time is defined as the time it takes for the oscillator output frequency to be  $\pm 3\%$ .

# 6.10 Electrical Characteristics: Integrating ADC (Coulomb Counter) Characteristics

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(SR)</sub>	Input voltage range, $V_{(SRN)}$ and $V_{(SRP)}$	$V_{(SR)} = V_{(SRN)} - V_{(SRP)}$	-0.125		0.125	V
4	Conversion time	Single conversion		1		s
tsr_conv	Resolution		14		15	bits
V <sub>OS(SR)</sub>	Input offset			10		μV
I <sub>NL</sub>	Integral nonlinearity error			±0.007%	±0.034%	FSR <sup>(2)</sup>
Z <sub>IN(SR)</sub>	Effective input resistance <sup>(1)</sup>		2.5			МΩ
I <sub>lkg(SR)</sub>	Input leakage current <sup>(1)</sup>				0.3	μΑ


- (1) Specified by design. Not tested in production.
- (2) Full-scale reference

#### 6.11 Electrical Characteristics: ADC (Temperature and Cell Measurement) Characteristics

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER	, , , , , , , , , , , , , , , , , , , ,	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN(ADC)</sub>	Input voltage range		0.05		1	V
+	Conversion time				125	ms
t <sub>ADC_CONV</sub>	Resolution		14		15	bits
V <sub>OS(ADC)</sub>	Input offset			1		mV
Z <sub>ADC1</sub>	Effective input resistance (TS) <sup>(1)</sup>		8			МΩ
7	Effective input resistance (BAT) <sup>(1)</sup>	BQ34Z100-R2 not measuring cell voltage	8			МΩ
Z <sub>ADC2</sub>	Ellective input resistance (BAT)	BQ34Z100-R2 measuring cell voltage		100		ΚΩ

Submit Document Feedback



# 6.11 Electrical Characteristics: ADC (Temperature and Cell Measurement) Characteristics (continued)

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>lkg(ADC)</sub>	Input leakage current <sup>(1)</sup>				0.3	μA

<sup>(1)</sup> Specified by design. Not tested in production.

#### 6.12 Electrical Characteristics: Data Flash Memory Characteristics

 $T_A = -40$ °C to 85°C, 2.4 V < REG25 < 2.6 V; Typical Values at  $T_A = 25$ °C and REG25 = 2.5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	Data retention <sup>(1)</sup>		10			Years
DR	Flash-programming write cycles <sup>(1)</sup>		20,000			Cycles
t <sub>WORDPROG</sub>	Word programming time <sup>(1)</sup>				2	ms
I <sub>CCPROG</sub>	Flash-write supply current <sup>(1)</sup>			5	10	mA

<sup>(1)</sup> Specified by design. Not tested in production.

#### 6.13 Timing Requirements: HDQ Communication

 $T_A = -40$ °C to 85°C, 2.45 V <  $V_{REGIN} = V_{BAT}$  < 5.5 V; typical values at  $T_A = 25$ °C and  $V_{REGIN} = V_{BAT} = 3.6$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>(CYCH)</sub>	Cycle time, host to BQ34Z100-R2		190			μs
t <sub>(CYCD)</sub>	Cycle time, BQ34Z100-R2 to host		190	205	250	μs
t <sub>(HW1)</sub>	Host sends 1 to BQ34Z100-R2		0.5		50	μs
t <sub>(DW1)</sub>	BQ34Z100-R2 sends 1 to host		32		50	μs
t <sub>(HW0)</sub>	Host sends 0 to BQ34Z100-R2		86		145	μs
t <sub>(DW0)</sub>	BQ34Z100-R2 sends 0 to host		80		145	μs
t <sub>(RSPS)</sub>	Response time, BQ34Z100-R2 to host		190		950	μs
t <sub>(B)</sub>	Break time		190			μs
t <sub>(BR)</sub>	Break recovery time		40			μs
t <sub>(RISE)</sub>	HDQ line rising time to logic 1 (1.2 V)				950	ns
t <sub>(RST)</sub>	HDQ Reset		1.8		2.2	s






Figure 6-1. Timing Diagrams

# 6.14 Timing Requirements: I<sup>2</sup>C-Compatible Interface

 $T_A = -40$ °C to 85°C, 2.45 V <  $V_{REGIN} = V_{BAT} < 5.5$  V; typical values at  $T_A = 25$ °C and  $V_{REGIN} = V_{BAT} = 3.6$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t <sub>r</sub>	SCL/SDA rise time				300	ns
t <sub>f</sub>	SCL/SDA fall time				300	ns
t <sub>w(H)</sub>	SCL pulse width (high)		600			ns
t <sub>w(L)</sub>	SCL pulse width (low)		1.3			μs
t <sub>su(STA)</sub>	Setup for repeated start		600			ns
t <sub>d(STA)</sub>	Start to first falling edge of SCL		600			ns
t <sub>su(DAT)</sub>	Data setup time		100			ns
t <sub>h(DAT)</sub>	Data hold time		0	,		ns
t <sub>su(STOP)</sub>	Setup time for stop		600			ns
t <sub>BUF</sub>	Bus free time between stop and start		66			μs
f <sub>SCL</sub>	Clock frequency				400	kHz





Figure 6-2. I<sup>2</sup>C-Compatible Interface Timing Diagrams




# **6.15 Typical Characteristics**





# 7 Functional Block Diagram





#### 8 Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **8.1 Application Information**

The BQ34Z100-R2 is a flexible gas gauge device with many options. The major configuration choices comprise the battery chemistry, digital interface, and display.

#### 8.2 Typical Applications

Figure 8-1 is a simplified diagram of the main features of the BQ34Z100-R2. Specific implementations detailing the main configuration options are shown later in this section.



<sup>\*\*</sup> optional to reduce divider power consumption

Figure 8-1. BQ34Z100-R2 Simplified Implementation



The BQ34Z100-R2 can be used to provide a single Li-ion cell gas gauge with a 5-bar LED display.




Figure 8-2. 1-Cell Li-ion and 5-LED Display

BAT -

PACK ·

display. The BQ34Z100-R2 can also be used to provide a gas gauge for a multi-cell Li-ion battery with a 5-bar LED

12





Figure 8-3. Multi-Cell and 5-LED Display

BAT + BAT -PACK -



Figure 8-4 shows the BQ34Z100-R2 full features enabled



- Δ Optional for additional power saving
- Δ Adjust for minimum current consumption in the application
- <u>3</u> <u>4</u> I2C pullups normally implemented in the host. Duplicated here since EV2300 does not provide Optimize for required LED power dissipation

Copyright © 2016. Texas Instruments Incorporated

# 8.2.1 Design Requirements

For additional design guidelines, refer to Fuel Gauge User's Guide (SLUU904). the BQ34Z100 EVM Wide Range Impedance Track Enabled Battery

4



#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Step-by-Step Design Procedure

#### 8.2.2.1.1 STEP 1: Review and Modify the Data Flash Configuration Data.

While many of the default parameters in the data flash are suitable for most applications, the following should first be reviewed and modified to match the intended application.

- **Design Capacity**: Enter the value in mAh divided by *CurrScale()* for the battery, even from the "design energy" point of view.
- Design Energy: Enter the value in cWh divided by EnergyScale().
- Cell Charge Voltage Tx-Ty: Enter the desired cell charge voltage for each JEITA temperature range.

#### 8.2.2.1.2 STEP 2: Review and Modify the Data Flash Configuration Registers.

- LED\_Comm Configuration: See in the BQ34Z100-R2 Technical Reference Manual to aid in selection of an LED mode. Note that the pin used for the optional Alert signal is dependent upon the LED mode selected.
- Alert Configuration: See the BQ34Z100-R2 Technical Reference Manual to aid in selection of which faults trigger the ALERT pin.
- · Number of Series Cells
- **Pack Configuration**: Ensure that the VOLSEL bit is set for multicell applications and cleared for single-cell applications.

#### 8.2.2.1.3 STEP 3: Design and Configure the Voltage Divider.

If the battery contains more than 1-s cells, a voltage divider network is required. Design the divider network, based on the formula below. The voltage division required is from the highest expected battery voltage, down to approximately 900 mV. For example, using a lower leg resistor of 16.5 K $\Omega$  where the highest expected voltage is 32000 mV:

#### Rseries = 16.5 K $\Omega$ (32000 mV – 900 mV)/900 mV = 570.2 K $\Omega$

Based on price and availability, a 600-K resistor or pair of 300-K resistors could be used in the top leg along with a 16.5-K resistor in the bottom leg.

Set the **Voltage Divider** in the Data Flash Calibration section of the Evaluation Software to 32000 mV with VoltScale() =1.

Use the Evaluation Software to calibrate to the applied nominal voltage; for example, 24000 mV. After calibration, a slightly different value appears in the **Voltage Divider** parameter, which can be used as a default value for the project. For the applications with voltage higher than 65535 mV, please refer to the <u>BQ34Z100-R2</u> Technical Reference Manual.

Following the successful voltage calibration, calculate and apply the value to *Flash Update OK Cell Volt* as: *Flash Update OK Cell Volt* = 2800 mV × *Number Of Series Cells* × 5000 / *Voltage Divider /VoltScale()* .

#### 8.2.2.1.4 STEP 4: Determine the Sense Resistor Value.

To ensure accurate current measurement, the input voltage generated across the current sense resistor should not exceed +/-125 mV. For applications with a very high dynamic range, it is allowable to extend this range to absolute maximum of +/-300 mV for overload conditions where a protector device will be taking independent protective action. In such an overloaded state, current reporting and gauging accuracy will not function correctly.

The value of the current sense resistor should be entered into both *CC Gain* and *CC Delta* parameters in the Data Flash Calibration section of the Evaluation Software.

#### 8.2.2.1.5 STEP 5: Review and Modify the Data Flash Gas Gauging Configuration, Data, and State.

- Load Select: See Current Model Used When Load Mode = 0 and Constant-Power Model Used When Load Mode = 1 in the BQ34Z100-R2 Technical Reference Manual.
- Load Mode: See Current Model Used When Load Mode = 0 and Constant-Power Model Used When Load Mode = in the BQ34Z100-R2 Technical Reference Manual.

Copyright © 2023 Texas Instruments Incorporated



- **Cell Terminate Voltage**: This is the theoretical voltage where the system begins to fail. It is defined as a zero state-of-charge. Generally, a more conservative level is used to have some reserve capacity. Note the value is for a single cell only.
- Quit Current: Generally, this should be set to a value slightly above the expected idle current of the system.
- Qmax Cell 0: Start with the C-rate value of your battery.

#### 8.2.2.1.6 STEP 6: Determine and Program the Chemical ID.

Use the BQChem feature in the Evaluation Software to select and program the chemical ID matching your cell. If no match is found, use the procedure defined in TI's (*Mathcad Chemistry Selection Tool* (SLUC138).

#### 8.2.2.1.7 STEP 7: Calibrate.

Follow the steps on the **Calibration** screen in the Evaluation Software. Achieving the best possible calibration is important before moving on to Step 8. For mass production, calibration is not required for single-cell applications. For multi-cell applications, only voltage calibration is required. Current and temperature may be calibrated to improve gauging accuracy if needed.

#### 8.2.2.1.8 STEP 8: Run an Optimization Cycle.

Refer to the *Preparing Optimized Default Flash Constants for Specific Battery Types Application Report* (SLUA334B).

Product Folder Links: BQ34Z100-R2



# 9 Power Supply Recommendations

Power supply requirements for the BQ34Z100-R2 are simplified due to the presence of the internal LDO voltage regulation. The REGIN pin accepts any voltage level between 2.7 V and 4.5 V, which is optimum for a single-cell Li-ion application. For higher battery voltage applications, a simple pre-regulator can be provided to power the bq34Z100-R2 and any optional LEDs. Decoupling the REGIN pin should be done with a 0.1-µF 10% ceramic X5R capacitor placed close to the device. While the pre-regulator circuit is not critical, special attention should be paid to its quiescent current and power dissipation. The input voltage should handle the maximum battery stack voltage. The output voltage can be centered within the 2.7-V to 4.5-V range as recommended for the REGIN pin.

For high stack count applications, a commercially available LDO is often the best quality solution, but comes with a cost tradeoff. To lower the BOM cost, the following approaches are recommended.

In Figure 9-1, Q1 is used to drop the battery stack voltage to roughly 4 V to power the BQ34Z100-R2 REGIN pin and also to feed the anode of any LEDs used in the application. To avoid unwanted quiescent current consumption, R1 should be set as high as is practical. It is recommended to use a low-current Zener diode.




Figure 9-1. Q1 Dropping Battery Stack Voltage to 4 V

Alternatively, if the range of a high-voltage battery stack can be well defined, a simple source follower based on a resistive divider can be used to lower the BOM cost and the quiescent current. For example:




Figure 9-2. Source Follower on a Resistive Divider

Power dissipation of the linear pre-regulator may become an important design decision when multiple LEDs are employed in the application. For example, the BQ34Z100-R2 EVM uses a pair of FETs in parallel to inexpensively dissipate enough power for 10-LED evaluation.



#### 10 Layout

#### 10.1 Layout Guidelines

#### 10.1.1 Introduction

Attention to layout is critical to the success of any battery management circuit board. The mixture of high-current paths with an ultralow-current microcontroller creates the potential for design issues that are not always trivial to solve. Some of the key areas of concern are described in the following sections, and can help to enable success.

#### 10.1.2 Power Supply Decoupling Capacitor

Power supply decoupling from VCC to ground is important for optimal operation of the gas gauge. To keep the loop area small, place this capacitor next to the IC and use the shortest possible traces. A large loop area renders the capacitor useless and forms a small-loop antenna for noise pickup.

Ideally, the traces on each side of the capacitor should be the same length and run in the same direction to avoid differential noise during ESD. If possible, place a via near the VSS pin to a ground plane layer.

#### 10.1.3 Capacitors

Power supply decoupling for the gas gauges requires a pair of 0.1-µF ceramic capacitors for (BAT) and (VCC) pins. These should be placed reasonably close to the IC without using long traces back to VSS. The LDO voltage regulator, whether external or internal to the main IC, requires a 0.47-µF ceramic capacitor to be placed fairly close to the regulation output pin. This capacitor is for amplifier loop stabilization and as an energy well for the 2.5-V supply.

#### 10.1.4 Communication Line Protection Components

The 5.6-V Zener diodes, used to protect the communication pins of the gas gauge from ESD, should be located as close as possible to the pack connector. The grounded end of these Zener diodes should be returned to the Pack(–) node rather than to the low-current digital ground system. This way, ESD is diverted away from the sensitive electronics as much as possible.

In some applications, it is sometimes necessary to cause transitions on the communication lines to trigger events that manage the gas gauge power modes. An example of one of these transitions is detecting a sustained low logic level on the communication lines to detect that a pack has been removed. Given that most of the gas gauges do not have internal pulldown networks, it is necessary to add a weak pulldown resistor to accomplish this when there's an absence of a strong pullup resistor on the system side. If the weak pulldown resistor is used, it may take less board space to use a small capacitor in parallel instead of the Zener diode to absorb any ESD transients that are received through communication lines.

#### 10.2 Layout Example

#### 10.2.1 Ground System

The gas gauge requires a low-current ground system separate from the high-current PACK(–) path. ESD ground is defined along the high-current path from the PACK(–) terminal to low-side protector FETs (if present) or the sense resistor. It is important that the low-current ground systems only connect to the BAT(–) path at the sense resistor Kelvin pick-off point. It is recommended to use an optional inner layer ground plane for the low-current ground system. In Figure 10-1, the green is an example of using the low-current ground as a shield for the gas gauge circuit. Notice how it is kept separate from the high-current ground, which is shown in red. The high-current path is joined with the low-current path only at one point, shown with the small blue connection between the two planes.






Figure 10-1. Differential Filter Component with Symmetrical Layout

#### 10.2.2 Kelvin Connections

Kelvin voltage sensing is very important to accurately measure current and cell voltage. Notice how the differential connections at the sense resistor do not add any voltage drop across the copper etch that carries the high current path through the sense resistor. See Figure 10-1 and Figure 10-2.

#### 10.2.3 Board Offset Considerations

Although the most important component for board offset reduction is the decoupling capacitor for V<sub>CC</sub>, additional benefit is possible by using this recommended pattern for the coulomb counter differential low-pass filter network. Maintain the symmetrical placement pattern shown for optimum current offset performance. Use symmetrical shielded differential traces, if possible, from the sense resistor to the  $100-\Omega$  resistors, as shown in Figure 10-2.






Figure 10-2. Differential Connection Between SRP and SRN Pins with Sense Resistor

#### 10.2.4 ESD Spark Gap

Protect the communication lines from ESD with a spark gap at the connector. Figure 10-3 shows the recommended pattern with its 0.2-mm spacing between the points.




Figure 10-3. Recommended Spark-Gap Pattern Helps Protect Communication Lines from ESD



# 11 Device and Documentation Support

# 11.1 Documentation Support

For related documentation, see the following:

- BQ34Z100-R2 Technical Reference Manual
- BQ34Z100-R2 High Cell Count and High Capacity Applications application report

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Subscribe to updates to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 11.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

Impedance Track<sup>™</sup> is a trademark of Texas Instruments.

TI E2E<sup>™</sup> are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 18-Dec-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ34Z100PWR-R2	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	34Z100	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 19-Dec-2022

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ34Z100PWR-R2	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION

www.ti.com 19-Dec-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	BQ34Z100PWR-R2	TSSOP	PW	14	2000	338.1	338.1	20.6

PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated