

Division :- Restoring Division.

M → Divisor.

Q → Dividend.

- (i) Load 2' Comp. of Divisor in M.
- (ii) Load Dividend into AQ registers.

(iii) Dividend should be 2^n bit +ve no.

(iv) Shift AQ left 1 bit Position.

(v) Assign $A \leftarrow A - M$.

(vi) If result is non-negative:-

$Q_0 \leftarrow 1$.

 If result is negative:-

$Q_0 \leftarrow 0$. and restore previous values of A.

(vii) Repeat (ii) to (v) As many times as bits in Q.

(viii) Remainder will be in A, Quotient in Q.

e.g.

$$\begin{array}{r} 10 \\ \hline 11) 1000 \\ \underline{-11} \\ 10 \end{array}$$

Here, we need to take 5-bit for A, as 4-bit magnitude + 1-bit

$$\begin{array}{r} \overline{7 \div 3} \\ M \rightarrow \end{array} \begin{array}{r} 11 \longleftarrow D. (3\text{-bits}) \\ -110 \\ \hline 1 \end{array}$$

$3+1$

$$\begin{array}{l} A \\ 0000 \end{array} \quad \begin{array}{l} D. \\ 0111 \end{array}$$

Restoring Division:-

$$3 \equiv 0011$$

$$-3 \equiv 1101.$$

shift.

$$\begin{array}{r} 0000 \quad 1110 \\ +1101 \quad 000 \\ \hline \textcircled{Q} 101 \\ \hline 11 \\ \hline 0000 \quad 1110 \end{array}$$

shift.

$$\begin{array}{r} 0001 \quad 1100 \\ +1101 \\ \hline \textcircled{Q} 110 \\ \hline 11 \\ \hline 0001 \quad 1100 \end{array}$$

shift.

$$\begin{array}{r} 0011 \quad 1000 \\ +1101 \\ \hline \textcircled{Q} 000 \\ \hline 0000 \quad 1001 \end{array}$$

shift.

$$\begin{array}{r} 0001 \quad 0010 \\ +1101 \\ \hline \textcircled{Q} 110 \\ \hline 11 \\ \hline 0001 \quad 0010 \end{array}$$

$$101 \overline{)10001} \\ \underline{-10} \\ 00001$$

A C A

$$\begin{array}{r} 000000 \\ + 10001 \\ \hline 10001 \end{array}$$

$$M = 00101 \\ -M = 11011$$

shift.

$$\begin{array}{r} 000000 \\ + 111011 \\ \hline \textcircled{Q} 1100 \\ + 000101 \\ \hline 000001 \end{array} \quad \boxed{000010}$$

$$000000 \quad 00010$$

$$111011$$

$$\boxed{000010}$$

$$000010 \quad 0001\textcircled{H}$$

R.

Q.

$$R = 0010$$

$$Q = 0011$$

shift. 000100 0100□

$$\begin{array}{r} 000100 \\ + 111011 \\ \hline \textcircled{Q} 1111 \\ + 000101 \\ \hline 000100 \end{array} \quad \boxed{0100}$$

shift. 001000 1000□

$$\begin{array}{r} 001000 \\ + 111011 \\ \hline \textcircled{Q} 000111 \end{array} \quad \boxed{100}$$

$$000011 \quad 1000\textcircled{1}$$

Non-restoring division:- Hamad, Zaky. T362

- (i) If sign of A is 0, shift A and Q left one bit position and subtract M from A;
 otherwise, shift A and Q left and add M to A.
- (ii) Now if the sign of A is 0, set q_0 to 1;
 otherwise set q_0 to 0.
- If sign of A is 1, add M to A.

$$17 \div 5: \quad \begin{array}{r} 11 \\ 101 \sqrt{10001} \\ -10 \\ \hline 01 \end{array}$$

$$\begin{array}{r} A: 1111110 \\ -000000 \\ \hline 10001 \end{array}$$

shift.

$$\begin{array}{r} 000001 \\ 111011 \\ \hline 011100 \end{array} \quad \begin{array}{r} 0001\boxed{0} \\ 000101 \\ \hline 000101 \end{array}$$

shift.

$$\begin{array}{r} 111000 \\ 000101 \\ \hline 011101 \end{array} \quad \begin{array}{r} 0010\boxed{0} \\ 0010 \\ \hline 0010 \end{array}$$

shift

$$\begin{array}{r} 111010 \\ 000101 \\ \hline 011111 \end{array} \quad \begin{array}{r} 0100\boxed{0} \\ 0100 \\ \hline 0100 \end{array}$$

shift:

~~$$\begin{array}{r} 11110 \\ 111011 \\ \hline 1100 \end{array} \quad \begin{array}{r} 1000\boxed{0} \\ 1000 \\ \hline 1000 \end{array}$$~~

$$\begin{array}{r} 5 \equiv 000101 \\ -5 \equiv 111011 \\ \hline \begin{array}{r} \text{shift } 111110 \\ , 000101 \\ \hline 000111 \end{array} & \begin{array}{r} 1000 \\ 000101 \\ \hline 1000 \end{array} \end{array}$$

shift

$$\begin{array}{r} 000111 \\ 111011 \\ \hline 000100 \end{array} \quad \begin{array}{r} 0001\boxed{0} \\ 00011 \\ \hline 00011 \end{array}$$

$Q \equiv 00011$	$\xrightarrow{\text{If 1, add 5}}$
$R \equiv 00010$	

$$7 \div (-3)$$

$$\begin{array}{r} 110 \\ 1101) 0111 \\ \hline 1 \end{array} \quad (-2)$$

$$M \equiv -3 \equiv 1101$$

$$-M \equiv 3 \equiv 0011$$

$$0000 \quad 0111$$

shift.

$$\begin{array}{r} 0001 \\ + 0011 \\ \hline 0100 \end{array} \quad 11\boxed{}$$

$$0000 \quad 0111$$

shift

$$\begin{array}{r} 0000 \\ + 0011 \\ \hline 0101 \end{array} \quad 111\circled1$$

shift

$$\begin{array}{r} 1001 \\ + 1101 \\ \hline 0110 \end{array} \quad 11\boxed{}$$

$$0111 \quad 111\boxed{}$$

$$\begin{array}{r} 0011 \\ + 1010 \\ \hline 1110 \end{array}$$

$$shift \quad 1101 \quad 11\boxed{}$$

$$\begin{array}{r} 1101 \\ + 1010 \\ \hline 110\circled1 \end{array}$$

Add M.


$$\begin{array}{r} 1010 \\ + 1101 \\ \hline 111 \end{array}$$

Floating Point Representation:-

Fixed Point Notation:-

Single Precision.

Sign of number.
 $0 = +$
 $1 = -$



8-bit signed exponent in excess - 127 representation.
 (Biased).


23-bit Mantissa fraction.

$$\pm 1.M \times 2^{E' - 127}$$

For binary 128 bit,

S	E'	M
1	15	112

Double Precision.




11-bit signed exponent in excess - 1023 representation.
 (Biased).

52-bit Mantissa fraction.

$$\pm 1.M \times 10^{E' - 1023}$$

Normal Number:-

The most significant digit of the significand is non-zero.



□ IEEE 754-2008 :-

- Arithmetic format.
- Basic format.
- Interchange format.
- Additional Format:-

- Extended Precision Format.
- Extendable Precision Format.

e.g. 5.6875

IEEE 754 Single Precision Format.

$$5 \equiv 101.$$

$$0.6875 \times 2 = 1.3750$$

$$1 \quad 0.6875 \leq 0.1011$$

$$0.3750 \times 2 = 0.7500$$

$$0 \quad 0.7500 \leq 1.011$$

$$0.75 \times 2 = 1.5$$

$$1 \quad 1.5 \leq 1.011$$

$$0.5 \times 2 = 1.0$$

$$1 \quad 1.0 \leq 1.011$$

$$5.6875 \equiv 101.1011.$$

$$E' = 127 + 2 = 129.$$

$$\therefore 5.6875 = \frac{1.011011 \times 2^{129}}{M}$$

$$= 10000001$$

$$S \quad E' \quad M \\ 0 \cdot 10000001 \quad 011011000000000000000000$$

Q. Represent 14.75 in IEEE single precision format.

1110.1100

$$= 1.11011 \times 2^3$$

$$E = 3$$

$$E' = 127 + 3 = 130$$

$$S = 0$$

S

0

E'

10000010

11011000000000000000000000000000 M.

Q. Find out decimal equivalent of $(40B6\ 0000)_{\text{Hex}}$.

$$6 \times 16^4 + 11 \times 16^5 + 4 \times 16^7 = 2.696 \times 10^{67}$$

Q. 40B6 0000 is IEEE Representation in Hex.

0100 0000 1010 0110 0000 0000 0000 0000

$$\approx 1.011011 \times 10^{129-127}$$

0001011011 0000 0001 1011 0111 0000 0010

≈ 5.

= 5.6875.

$$\frac{1}{2} + \frac{1}{8} + \frac{1}{16} = 0.6875$$

Q. Represent COB6 0000 H in decimal.

1|100 0000 1011 0110 0000 0000 0000 0000

$$= -1.011011 \times 2^{129-127}$$

$$= \underline{-5.6875}$$

Q. C235 8000 H. in decimal.

1|100 0010 0011 0101 1000 0000 0000 0000

$$= -1.01101011 \times 2^{132-127}$$

$$= -101101.011$$

$$= \underline{-45.375}$$

Q. 41ED 8000 H. in decimal.

0|100 0001 1110 1101 1000 0000 0000 0000

$$= +1.11011011 \times 2^4$$

$$= 11101.1011$$

$$= \underline{29.6875}$$

Considering the eqn $\pm 1.M \times 2^{E'-127}$
 $M = \text{Mantissa}$, $s = \text{Sign bit}$.
 $E' = \text{Excess-127 bias}$.

If $E = 1111111$, and $M = 000\ldots000$, then the
 represented no. is infinity. (+ve or -ve, 's').

If $E = \text{All one's}$, and $M \neq \text{all zero's}$,
not a number. (NaN). [Usually comes when we take square root of -ve no.]

If $1 \leq E \leq 254$, then value represented is
 $(-1)^s \times (1.M) \times 2^{(E-127)}$.

If $E = 0000000$, $M = 000\ldots000$, represents a value zero.

If $E = 0000000$, $M \neq \text{all zeros}$, represents the value closest to zero, i.e. some denormalized one.

Precision:- $23+1 = 24$ bit precision.

(i) Largest no. possible is $M = \text{all one's}$, and $E = 254$.


$$\frac{\pm 1.11\ldots1 \times 2^{(254-127)}}{+ \frac{1}{2}} = \infty.$$

(ii) Min. possible no. $M = \text{all zero's}$ and $E = -1$.

$$\frac{\pm 1.00\ldots0 \times 2^{(-126)}}{- \frac{1}{2}} = 0. \text{ (De-normalized).}$$

Double Precision:-

\pm 11 bits.



- (i) If $E = \text{all ones (2047)}$ and $M = \text{all zeros}$, it represents ∞ (infinity).
- (ii) If $E = \text{All ones}$, $M \neq \text{All zeros}$, it represents NaN (Not a number).
- (iii) If $E = \text{All zeros}$, $M = \text{All zeros}$, it is a Zero.
- (iv) If $E = \text{All zeros}$, $M \neq \text{All zeros}$, it represents a value near to zero i.e. a denormalized no.
- (v) If $1 \leq E \leq 2046$, it represents

$$(-1)^S \times (1.M) \times 2^{E-1023}$$

Precision = $1 + 52 = 53$ bits.

- (i) Largest no. $E = 2046$, $M = \text{All ones.}$

$$\frac{\pm 1.111\ldots11 \times 2^{1023}}{\underline{\underline{}}}$$

$$\pm 1.8 \times 10^{308}$$

- (ii) Smallest no. $E = 1$, $M = \text{All zeros.}$

$$\frac{\pm 1.00\ldots00 \times 2^{-1022}}{\underline{\underline{}}}$$

$$\pm 2.2 \times 10^{-308}$$

Q. Represent 29.6875 in IEE 754 Double Precision Format.

11101.1011.

$$1.11011011 \times 2^4$$

$$+ 1.11011011 \times 2^{1027-1023}$$

$$0.6875 \times 2 = 1.3750$$

$$0.375 \times 2 = 0.750$$

$$0.75 \times 2 = 1.50$$

$$0.5 \times 2 = 1.0$$

S E' (11 bits)

M (52 bits)

0	100000000011	1101101100...00
---	--------------	-----------------

Q. C046B00...00 H. to IEE 754 Double Precision Format.

1100	0000 0100	0110 1011 0000 ... 0000
------	-----------	-------------------------

$$-1.01101011 \times 2^5$$

$$-101101.011 = -45.375$$

Q. A = 414C0000 H Floating Pt. Add.
 B = 40E80000 H.

A =

0	100 0001	0100 1100 0000 0000 0000 0000
---	----------	-------------------------------

B =

0	100 0000	1110 1000 0000 0000 0000 0000
---	----------	-------------------------------

$$E_A = 128 + 2$$

$$E_B = 128 + 1$$

$$E_A - E_B = 1$$

Shift M_B to Right by 1. OR Can also shift M_A to left, but it's better to loose LSB rather than to loose MSB

$$A = +1.10011 \times 2^3$$

$$B = +1.11010 \times 2^2$$

$$= +0.11101 \times 2^3$$

$$A + B = 10.10000 \times 2^3$$


$$A + B = 1.01 \times 2^4 = (20)_{10}$$

Memory

Hierarchy

- Differentiate among different levels of Cache that are in Intel and AMD Ryzen Processors.
- Points to be Considered:-

Cache Size. (Capacity).
Replacement Policy.
Block size.
Inclusive/ Exclusive.




- Characteristics of System Memory:
- Capacity
- Transfer Units.

- Methods of Accessing Units:-
- Sequential Access.
- Direct Access
- Random Access
- Associative Access

- Performance Measures:-
- Latency.
- Memory Cycle.
- Transfer Rate.

- TLB is partial page table. (Transfer Lookaside Buffer).
If the entry is present in TLB, then only the page is in Memory. Now there's possibility that the data is in L2 or L3.

If entry is not in TLB, then page is not in memory, so obviously it will not be in Cache. Page swapping needed.



Block Replacement Algo.:-

Block Size is fixed by the Architect (Manufacturer).

- Cache Addresses - Replace Algo. . Write Policy.
 - Physical
 - Logical.
 - LRU
 - LFU
 - FIFO
 - Random.

Virtual Memory :-

- It allows programs to address memory from a logical P.O.V., regardless of physical capacity.
- Gives extended range of Addresses.
- Physically Tagged Cache.
- Logically Tagged Cache.

- Q.1. Where can a block be placed in the upper level? (Block Placement)
- Q.2. How is a block found if it is in the upper level? (Block Identification).
- Q.3. Which block should be replaced on a miss? (Block Replacement). Patterson.
- Q.4. What happens on a write? (Write strategy).

Cache Type:- (i) Direct Map.

(ii) Full Associative.

(iii) Set Associative. (Dominant).

Q.1.

→ (i) Direct Map:

(Block Address) MOD (No. of blocks in Cache).

(ii) Full Associative.

Anywhere.

(iii) Set Associative.

(Block Address) MOD (No. of sets in Cache).

If there are n-blocks in a set, Cache placement is called n-way set associative.

Q. 2. →

Address Tag, on each block gives the block address.
with address tag, we provide a "valid bit". If the
bit is not set, there cannot be a match.

Block Address		Block Offset
Tag	Index	

Q. 3. →

- LRU
- LFU.
- FIFO.
- Random.

Q. 4. →

Write strategy.:- Write through.

Write back.

In order to pick data from Main memory, we apply Mapping.

- Direct Mapping.

- Fully Associative Mapping.

- Set Associative Mapping.

- Q. Let, Main Memory = 16 KB.
 Cache Memory = 2 KB. Cache Memory block size is 32 bytes.
- Find no. of blocks.
- No. of blocks in MM = $\frac{16 \times 2^{10}}{2^5} = 2^9 = \underline{\underline{512}}$.
- No. of blocks in Cache Memory = $\frac{2 \times 2^{10}}{2^5} = 2^6 = \underline{\underline{64}}$.
- 32 byte Block is loaded into cache memory. Processor will give address Memory address w.r.t. to MM block.

A block in Cache Memory will accommodate $2^9 / 2^6 = 2^3$ blocks.
 8 blocks will be stored in cache.

3 bits	6 bits	5 bits
--------	--------	--------

Tag bit Block bit / Word / offset.
 Index.

≡ 14 bit address by CPU.

3-bits:- represents a typical block i.e. (whether the required block is in ~~cache~~ or not).

6-bits:- represents the block index.

5-bits:- represents the word out of one block.

If tag bits are matching, then Cache Hit.

else, Cache Miss.

If Miss happens, the required block is reloaded/swapped into the cache.

If present Cache Memory block is modified, it must be kept in Main Memory first, and then put into the Cache.
Then fetch.

- Valid Bit. [If Data in main memory is loaded in Cache, then valid bit is 1]
- Dirty Bit. (else valid bit is 0)

[If data from the Cache block is modified, then the Dirty Bit is set to 1, else 0.
i.e. $D = 1$, means the block must be put in the Memory before replacement].

For each block we have
(i) Valid bit. (ii) Dirty bit. (iii) Tag bits.

Ex. 2.

Full Associative

Consider MM = 16 KB. Cache Memory = 2 KB.

Block size = 32 Bytes.

Tag Bits.	Word bits.
9 bits	5 bits.


9-bits of Tag represents the tag value.

If matching, Cache Hit.

else, Cache Miss. (Block from MM is fetched).

Set Associative.

2 blocks per set.




0-31 of MM can land on 0-31 of cache resp.
 32-63 of MM can land on 0-31 of cache resp.
 Any set can be loaded with any of its 16 blocks.

This is two way set associative mapping, as only two are present in a set.

Set Associativity ↑ as no. of cores ↑

Q. Consider a Computing system, having 4 way set associative Cache of 4 KB, MM = 64 KB. Block size = 16 bytes. Describe Cache Mapping.




$$\text{Tags} = 2^{16} / 2^{12} = 2^4 \\ + 2 \text{ for 4 sets}$$

$$2^{12} / 2^4 = 2^8 \quad 4 \text{ sets.}$$

(2)

Q. MM = 16 MB. Cache size = 64 KB. Block-size = 4 Bytes.

→ Direct Mapping:



$$\frac{64 \text{ KB}}{4 \text{ bytes}} = \frac{2^{16}}{2^2} = 2^{14}$$

$$\frac{16 \text{ Mb}}{2^{10}} = \frac{2^{24}}{2^{10}} = 2^8$$

* Direct Mapping Summary :-

Address length = $(S + W)$ bits.

No. of Addressable units = $2^{(S+W)}$ words/bytes.

Block size = line size = 2^W .

No. of blocks in memory = $2^{(S+W)} / 2^W = 2^S$.

No. of lines in Cache = $m = 2^r$.

Size of tag = $(S - r)$ bits.

* Associative Mapping Summary :-

Address length = $(S + W)$ bits.

No. of Addressable units = $2^{(S+W)}$ words/bytes.

Block size = line size = 2^W .

No. of blocks in memory = $2^{(S+W)} / 2^W = 2^S$.

No. of lines in Cache = Undefined.

Size of tag = S bits.

Set Associative Mapping Summary :-

Address Length = $(s+w)$ bits.

No. of addressable units = $2^{(s+w)}$ words/bytes.

Block size = line size = 2^w words/bytes.

No. of blocks in memory = $2^{s+w} / 2^w = 2^s$.

No. of lines in set = k.


No. of sets = v = 2^d . (in cache)

Size of Cache = $m = kv = k \times 2^d$.

Size of tags = $(s-d)$ bits.

MM = 16 MB.

Cache size = 64 Cache Block size = 4 bytes.



$$\frac{2^{24}}{2^{16}} = \frac{2^8}{k} \times 2^2 = 2^9.$$

Tag s.
sets.

0001 1010 0001 1010

is in cache.

Q. 32 bits address. 64 bytes block size.
~~Block size = 2⁶~~. Cache. Directly Mapped.
 no. of blocks in cache = 2^6 .
 → Index = 6 bits. Offset = 6 bits.
 Directly Mapped.

20 bits	6 bits.	6 bits,
Tag.	Index.	offset.

Fully Associative.

26 bits.	6 bits
Tag.	offset.

Set Associative. (4 way set associative)

22 - bits.	4 bits	6 bits
Tag	set index	

Q. MM = 1 mB. Word size = 1 byte. Block size = 16 bytes.
 Cache = 64 KB.

- Directly Mapped.

4 bits.	12 bits	4 bits.
Tag.	Index.	offset.

- Fully Associative.

16 bits.	4 bits.
----------	---------

Q. Four great questions

F D D 3 D, C 0254, C 0000

Flame = green flame with red bands


Diesel = green flame with blue bands

CABIN = red blue yellow blue

four times the average distance had been travelled
onto the finally selected path

- 3 green green green green
yellow green green green

Also, DIFFERENT paths with the Indicators
different lengths



Online Learning

Q. From prev. question.

F 0010, 01234, CABBE.


$$\begin{array}{r} F0010 = \underline{1111} \quad \underline{0000} \quad \underline{0000} \quad \underline{0001} \quad \underline{0000} \\ 01234 = \underline{0000} \quad \underline{0001} \quad \underline{0010} \quad \underline{0011} \quad \underline{0100} \\ CABBE = \underline{1100} \quad \underline{1010} \quad \underline{1011} \quad \underline{1011} \quad \underline{1110} \end{array}$$

Give two Main memory addresses that maps to same cache for directly mapped cache.

e.g. $\begin{array}{cccccc} 0000 & \underline{0000} & \underline{0000} & \underline{0000} & 0000 \\ 1111 & \underline{0000} & \underline{0000} & \underline{0000} & 0000 \end{array}$

Also, $\underline{0FFF}$ } Only Match the Index.
 $\underline{3FFF}$ }

Two way set associative.



Online Lec.

Paging:

$$\text{No. of page tables} = \frac{\text{Size available}}{\text{Size of PT}} \times \frac{1}{\text{PT entries per process}} = \frac{8.333 \text{ ms}}{60 \text{ rpm} \times 2} = \frac{1}{120}$$

examples from William Stallings.

- Q) Consider a magnetic disk drive with 8 surfaces, 512 tracks, 64 sectors per track, and each sector with size 1 KB, Avg. seek time is 8 ms.

Track to track shifting time is 1.5 ms.

Drive rotates @ 3600 rpm. Successive tracks in cylinder can be read without head movement.

- a) What is disk capacity?

- b) What is the average access time? Assume file is stored in successive sectors and successive tracks, starting at sector 0, track 0 of cylinder 'i'.
- c) Estimate the time required to transfer 5 MB file.

- d) What is the burst transfer rate?

$$\rightarrow \underline{\text{Capacity}} = 8 \times 512 \times 64 \times 1 \text{ KB} = 2^9 * 2^9 * 2^6 * 1 \text{ KB} \\ = 2^{18} \text{ KB} = 2^8 \text{ MB} = \underline{\underline{256 \text{ MB}}}$$

Avg. Access time = seek time + rotational delay.

$$\text{Rotational delay} = \frac{\text{Rotational time}}{2} = \frac{60}{60 \text{ rpm} \times 2} = \frac{1}{120}$$

$$\text{Access time} = 8 + 8.33 \text{ ms}$$

$$= \underline{\underline{16.33 \text{ ms.}}}$$

c) Time required to transfer 5×2^{20} bytes.

$$\text{Track size} = \frac{2^8 \text{ MB}}{8 \times 512} = 2^{-4} \text{ MB} = 2^6 \text{ KB} = 2^{14} \text{ Bytes.} \times \underline{\underline{2^3}}$$

\therefore No. of tracks required = $\frac{5 \times 2^{20}}{2^{15}} = 5 \times 2^4 = 10 \text{ tracks.}$ cylinders.

10 cylinders are required.

Seek time = find cylinder.
rotational delay = find sector '0'.

$$\text{To read 8 different tracks of 1 cylinder} = 8 \times \frac{60}{3600} = \underline{\underline{133.33 \text{ ms.}}}$$

$$\text{Total Access time} = 8 + 9(8.3 + 133.3 + 1.5) + 8.3 + 133.33 \\ = 1296.17 \text{ ms} + 8.3 + 133.33 \\ = \underline{\underline{1437.8 \text{ ms.}}}$$

d) Burst rate = Revolutions per sec \times sectors per revolution
 \times bytes per sector

$$= \frac{60}{60} \times 64 \times 1 \text{ KB}$$

$$= 60 \times 64 \times 1 \text{ KB}$$

$$= \frac{3840 \text{ KB}}{1 \text{ s}} = \underline{\underline{3.84 \text{ MB/s}}}$$

Q. Consider a single platter disk.

Rotation speed is 7200 rpm. No. of tracks on side of platter is 30,000.

No. of sectors per track = 600.

Seek time = 1 ms for every 100 tracks traverse. Let, the disk receive a request to access a random sector on random track. Assume disk head starts at track 0:

Q) What is average seek time?

b) What is average rotational latency?

c) Transfer time for sector.

d) Total average time to satisfy a request.

e) Head start at track 0. The moment seek time is '0'.

f) If requested track is 29999 th track (last track).

$$\text{Avg. seek time} = \frac{29999}{2 \times 100} = \frac{14999.5}{100} = \underline{\underline{149.995 \text{ ms}}}.$$

$$\left(\text{Average, } = \frac{6 + 29959}{2} \right) 29999/100 \text{ ms will require for last track, and all in both.}$$

b) Rotational delay = $\frac{60}{1200} = 8.33 \text{ ms.}$

$$\text{For average } = \frac{8.33}{2} = \underline{\underline{4.167 \text{ ms}}}.$$

c) Transfer time for sector = $\frac{8.33}{600} = \underline{\underline{0.0138 \text{ ms}}}.$
 No. of sectors.

d) Average time to satisfy req = Avg. seek time + Avg. rotational delay

$$(5^{\text{th}} \text{ said, also add the third}) = \frac{149.995 + 4.167}{154.162 \text{ ms.}}$$

D) Error Correcting Code:

$$2^K - 1 \geq N + K.$$

e.g. Data word: 1 1 0 1 $P_2 \rightarrow 2^4$ having 1.

put, P_i at Power of 2.

$$P_3 = \frac{2^2 \text{ having 1.}}{0010}.$$

$$D_3 D_2 D_1 P_3 D_0 P_2 P_1$$

(All having 1 at 3rd pos. from right).

$P_1 \rightarrow$ Pickup 1, skip 1. (start from same). $D_3 D_1 D_0 P_1$
 All those having 2⁰ as $\underline{\underline{1}}$

OR, write

$C_1 \quad C_2 \quad C_3 \quad C_4 \quad C_5 \quad C_6 \quad C_7 \quad C_8$

(All LSBs \downarrow). (All i^{th} on)
second pos from
LSB)

$$\begin{array}{r} 1101 \\ \hline 1011011000 \\ 1101 \downarrow | | | | \\ 01100 \\ 1101 \downarrow | | | | \\ 0001110 \\ 1101 \downarrow | | | | \\ 001100 \\ 1101 \downarrow | | | | \\ 0001 \\ \hline \end{array}$$

To send:-
1011011001.

XOR $C_8 \ C_4 \ C_2 \ C_1$
 $+ C'_3 \ C'_4 \ C'_2 \ C'_1$

Gives pos. of error.

Single Error Correcting.

Double error detecting.

SEC
DED.

At Receiver:

$$\begin{array}{r} 1101 \\ \hline 1011011001 \\ 1101 \downarrow | | | | \\ 01100 \\ 1101 \downarrow | | | | \\ 0001110 \\ 1101 \downarrow | | | | \\ 001101 \\ 1101 \downarrow | | | | \\ 0000 \\ \hline \end{array}$$

$$\text{eg. } P(x) = x^4 + x^3 + 1 \\ = 11001. \quad \text{Data: } \underline{\underline{110011}}.$$

Append 4 zeros, as degree = 4.

$$\begin{array}{r} \text{Sender} \\ \text{Side.} \\ 11001 \end{array} \xrightarrow{\text{100001}} \begin{array}{r} 1100110000 \\ 11001 \downarrow \downarrow \downarrow \downarrow \\ 0000010000 \\ 11001 \end{array} \longrightarrow \text{To send:}$$

$$\begin{array}{r} 0000010000 \\ 11001 \end{array} \xrightarrow{\text{10001}} \underline{\underline{1100111001}}.$$

$$\begin{array}{r} \text{Receiver} \\ \text{Side.} \\ 11001 \end{array} \xrightarrow{\text{100001}} \begin{array}{r} 1100111001 \\ 11001 \downarrow \downarrow \downarrow \downarrow \\ 0000011001 \\ 11001 \end{array} \xrightarrow{\text{10001}} \text{Correct code. No errors.}$$

eg. Original Msg. 1011011. Generator: 1101.
Append 3 zeros

Generator Polynomial Selection Criteria:-

- Polynomial should not be divisible by x .
- Should be divisible by $x+1$.

Kai Huang (45)

Kai Huang (84 - 85)

Dependencies:-

• Data Dependence in Programs:-

Consider following code fragment :-

```

S1: Load R1,A           /R1 ← Memory(A)/
S2: Add R2,R1           /R2 ← (R1)+(R2)/
S3: Move R3,R3          /R1 ← (R3)/
S4: Store B,R3          /Memory(B) ← (R1)/

```

where (R_i) means the content of register R_i and $\text{memory}(10)$

contains 64 initially.

Draw dependence graph.


→ S3 is flow dependent on S1 and S2.

S4 is flow dependent on S3.

S5 is flow dependent on S2.

S3 is output dependent on S1.

S2 and S4 are totally independent.



ex:

```

S1: Load R1,1024           /R1 ← 1024/
S2: Load R2,M(10)           /R2 ← Memory(10)/
S3: Add R1,R2               /R1 ← (R1)+(R2)/
S4: Store M(1024),R1         /Memory(1024) ← R1/
S5: Store M((R2)),1024       /Memory(64) ← 1024/

```

S1: Read(4), A(I)
S2: Process
S3: Write(4), B(I)
S4: Close(4).

S1 and S3 are I/O dependent.

S4 and S5 are need to use the same storage, thus they are potentially resource dependent if there is only 1 resource executor.

Types of Data Hazard :-

- RAW (Read after write) / True dependency.
- WAR (Write after Read) / Anti-dependent.
- WAW (write after write) / Output-dependent.

Control Hazards / Branch Hazards :-

Remedies :-

- Forwarding (aka Bypassing)




Pass the value through latch.

Don't wait for the data to be stored in register,
create extra datapath.

Load-use Hazard:

If value not computed when needed.




Code Scheduling to Avoid Stalls:-

Change the sequence of instruction code,
to avoid scheduling.

Pipelining and ISA Design:

Chapter-4 (34)
William Stalling.

Stalling causes the piping bubble.



Kai Hwang
IMP

Control Hazards Remedies:-

- Wait/Stall on Branch.
- Branch Prediction.
 - ~ Static Branch Prediction.
 - ~ Dynamic Branch Prediction.

This is not mentioned in the reading sequence.

Data Bus :-

- Data lines that provide a path for moving data among system components/devices.
- No. of lines = Width of Data Bus.

Address Bus Control Bus.

Ch. 3 Wilfong
Stallings.

Point-to-Point Interconnect :-

Quick Path Interconnect :- (QPI).

Ch. 7. Zaky
Hamidur.

Peripheral Component Interconnect :- (PCI) : (pg. 230)


- Synchronous Bus. (Based on clock).

- Asynchronous Bus. (Based on Handshake)
[Similar to MPI].

Arbitration :- (IMP)

- Two devices want to access single resource in computer system.

Based on Priority.



- Keyboard to Processor Interface:- Block Diagram.

- Universal Standards:-

- USB (Universal Serial Bus):-

- Serial Bus tree structure:-

- FireWire :- (developed by Apple).

- PCI:-

- SCSI Bus:-

- SATA:-

- SAS:-

- PCI Express:-

Data Transfer
Related Things.

(Co-processor + GP GPU Not there in syllabus.)