

A Unitary Public University of Government of Maharashtra (Formerly College of Engineering Pune (COEP))

END Semester Examination

Programme: B. Tech. Semester: V

Course Code: CT 21007 Course Name: Computer Organization

Branch: Computer Engineering Academic Year: 2024-25

Duration: 3 Hrs. Max Marks: 60

Student PRN No.

Instructions:

1. Figures to the right indicate the full marks.

2. Mobile phones and programmable calculators are strictly prohibited.

3. Writing anything on question paper is not allowed.

4. Exchange/Sharing of stationery, calculator etc. not allowed.

5. Write your PRN Number on Question Paper.

	Marks	co	PC
Solve the following.			
1. Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?			
Clock Rate _B = $\frac{\text{Clock Cycles}_B}{\text{CPU Time}_B} = \frac{1.2 \times \text{Clock Cycles}_A}{6\text{s}}$			
Clock Cycles $_{A} = CPU Time_{A} \times Clock Rate_{A}$			
$= 10s \times 2GHz = 20 \times 10^9$			
Clock Rate _B = $\frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4GHz$			1 2
2. When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's law takes into account the former but not the latter. a. Given that 40% of the first application is parallelizable, how much <i>overall</i> system speedup would you observe if you parallelized it?	(2*2)	1	5 8 10 1
b. Given that 99% of the second application is parallelizable, how much <i>overall</i> system speedup would you observe if you parallelized it?			
a. 1/(0.2 + 0.8 × 0.6 + 0.8 × 0.4/2) = 1/(.2 + .48 + .16) = 1.19			
b. 1/(0.8 + 0.2 × .01 + 0.2 × 0.99/2) = 1/(0.8 + 0.002 + 0.099) = 1.11			
31 1/(313 · 312 · 131 · 312 · 313312) = 1/(313 · 31332) = 1/11			
	1. Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? Clock Rate _B = Clock Cycles _B / CPU Time _B = 1.2 × Clock Cycles _A / 6s Clock Cycles _A = CPU Time _A × Clock Rate _A / 6s Clock Rate _B = 1.2 × 20 × 10 ⁹ / 6s = 4GHz 2. When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's law takes into account the former but not the latter. a. Given that 40% of the first application is parallelizable, how much <i>overall</i> system <i>speedup</i> would you observe if you parallelized it? b. Given that 99% of the second application is parallelizable, how much <i>overall</i> system speedup would you observe if you parallelized it? a. 1/(0.2 + 0.8 × 0.6 + 0.8 × 0.4/2) = 1/(.2 + .48 + .16) = 1.19	Solve the following. 1. Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? Clock Rate = Clock Cycles = CPU Time = 1.2 × Clock Cycles = 68 Clock Cycles = CPU Time = 1.2 × Clock Rate = 10s × 2GHz = 20 × 10° = 24 × 10° = 4GHz 2. When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's law takes into account the former but not the latter. a. Given that 40% of the first application is parallelizable, how much overall system speedup would you observe if you parallelized it? b. Given that 99% of the second application is parallelizable, how much overall system speedup would you observe if you parallelized it? a. 1/(0.2 + 0.8 × 0.6 + 0.8 × 0.4/2) = 1/(.2 + .48 + .16) = 1.19	Solve the following. 1. Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? Clock Rate _B = Clock Cycles _B / CPU Time _B = 1.2 × Clock Cycles _A / 6s Clock Cycles _A = CPU Time _A × Clock Rate _A = 10s × 2GHz = 20 × 10° / 6s = 4GHz 2. When parallelizing an application, the ideal speedup is speeding up by the number of processors. This is limited by two things: percentage of the application that can be parallelized and the cost of communication. Amdahl's law takes into account the former but not the latter. a. Given that 40% of the first application is parallelizable, how much overall system speedup would you observe if you parallelized it? b. Given that 99% of the second application is parallelizable, how much overall system speedup would you observe if you parallelized it? a. 1/(0.2 + 0.8 × 0.6 + 0.8 × 0.4/2) = 1/(.2 + .48 + .16) = 1.19



b	 Multiply each of the following pairs of Booth's algorithm. In each case, assum multiplier. 					
	(a) A = 010111 and B = 110110					
	Multiplicand A in Register 'M' =010111(Two's Complement of 'M' = 101001		l)			
	Multiplier B in Register 'Q' =110110 (M	Q.	Action			
	Initialize 0 0 0 0 0 0 1 1 0 1 1 0 Check Q ₀ Q ₋₁ =	0	,,,,,,,			
	Cycle1 0 0 0 0 0 0 0 1 1 0 1 1 Check Q ₀ Q ₁ =	0	Arithmetic Shift			
	Cycle2 1 0 1 0 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1	0 1	A = A - M = A + 2's Arithmetic Shift	(I	4	
	Check Q ₀ Q ₋₁ = Cycle3 1 1 1 0 1 0 0 1 0 1 1 0	1	Arithmetic Shift		•	2
	Check Q ₀ Q _{.1} = Cycle4 0 1 0 0 0 1 0 1 0 1 1 1 0 0 0 1 0 1 0	01 1 0	A = A + M Arithmetic Shift		(2*2)	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		A = A - M = A + 2's Arithmetic Shift	(I		
	Check Q ₀ Q ₋₁ = Cycle6	1	Arithmetic Shift			
	2. Repeat the above problem using bit-pair	r recoding of t	he multiplier.			
С	Repeat the above problem using bit-pair Write down the binary representation IEEE 754 single precision format.		·	assuming the	4	
С	Write down the binary representation IEEE 754 single precision format.	of the decim	·	assuming the	4 (2*2)	
С	1. Write down the binary representation IEEE 754 single precision format. $63.25\times10^{\circ}=111111.01\times2^{\circ}$	of the decim	al number 63.25	assuming the	-	
C	Write down the binary representation IEEE 754 single precision format.	of the decim	al number 63.25	assuming the	-	
С	1. Write down the binary representation IEEE 754 single precision format. $63.25 \times 10^{\circ} = 111111.01 \times 2^{\circ}$ normalize, move binary point	of the decim	al number 63.25	assuming the	-	
C	1. Write down the binary representation IEEE 754 single precision format. $63.25 \times 10^{\circ} = 111111.01 \times 2^{\circ}$ normalize, move binary point 1.1111101 $\times 2^{\circ}$	of the deciment of the decime	al number 63.25 ne left		-	
C	1. Write down the binary representation IEEE 754 single precision format. $63.25 \times 10^{\circ} = 1111111.01 \times 2^{\circ}$ normalize, move binary point 1.1111101 × 2 ⁵ sign = positive, exp = 127 +	of the deciment five to the second of a total of cks, each contribute of the second o	al number 63.25 ne left 0 0000 0000 0 0000 = 0x4: 64 blocks, divide sisting of 32 word	0000 000 27 D0000 ed into 4-block s. Assuming a	-	
C	1. Write down the binary representation IEEE 754 single precision format. 63.25 × 10° = 111111.01 × 2° normalize, move binary point 1.1111101 × 2° sign = positive, exp = 127 + Final bit pattern: 0 1000 0100 = 0100 0010 0111 1101 0000 2. A block-set-associative cache consists sets. The main memory contains 4096 block 32-bit byte-addressable address space, in Set, and Word offset fields?	of the deciment of the deciment of the total of a total of cks, each connow many bits	al number 63.25 ne left 0 0000 0000 0 0000 = 0x4: 64 blocks, divide sisting of 32 word	0000 000 27D0000 ed into 4-block is. Assuming a ch of the Tag,	-	
C	1. Write down the binary representation IEEE 754 single precision format. 63.25 × 10° = 111111.01 × 2° normalize, move binary point 1.1111101 × 2° sign = positive, exp = 127 + Final bit pattern: 0 1000 0100 = 0100 0010 0111 1101 0000 2. A block-set-associative cache consists sets. The main memory contains 4096 blocks in the same of blocks in cache memory = 64	of the deciment of the decimen	al number 63.25 ne left 0 0000 0000 0 0000 = 0x4: 64 blocks, divide sisting of 32 words are there in each	0000 000 27D0000 ed into 4-block is. Assuming a ch of the Tag,	-	
C	1. Write down the binary representation IEEE 754 single precision format. 63.25 × 10° = 111111.01 × 2° normalize, move binary poin 1.1111101 × 2° sign = positive, exp = 127 + Final bit pattern: 0 1000 0100 = 0100 0010 0111 1101 0000 2. A block-set-associative cache consists sets. The main memory contains 4096 blocks: The main memory contains 4096 blocks and Word offset fields? Number of blocks in cache memory = 64 Number of blocks in each set of cache = 4	of the deciment of the deciment of the total of a total of cks, each connow many bits	al number 63.25 ne left 0 0000 0000 0 0000 = 0x4: 64 blocks, divide sisting of 32 words are there in each	0000 000 27D0000 ed into 4-block is. Assuming a ch of the Tag,	-	2 3



	Size of	main ma	emory = 409	hlocks = 2	12				
	Size of main memory = 4096 blocks = 2^{12} Hence the tag and set field combine will have 12 bits								
	100000000	TAG + SET = 12 bits							
	TAG + SET = 12 bits Number of sets = $64/4 = 16$ SET = The cache is divided into $16 = 2^4$ sets								
	SET = 4	bits							
	TAG = 1	12 bits -	4 bits = 8 bi	ts					
	Each bl	ock con	sist of 128 w	ords = 2^7 w	ords				
	Hence	the Wor	d Field leng	th will be	7 bits				
d							parate cores, in		
							cache coherency		
	mapped.	ed with ar	i <i>MSi</i> shoopii	ig protocoi.	You can ass	sume mai m	e caches are dire	ect	
	P0:	Tag	Data Word 1	Data Word 2	Data Word 3	Data Word 4	Coherency State		
	Block 0	1000	10	20	30	40	M		
	Block 1	4000	500	600	700	800	S		
	Block N	3000	2	4	6	8	S		
	P1:	Tag	Data Word 1	Data Word 2	Data Word 3	Data Word 4	Coherency State		
	Block 0	1000	10	10	10	10	I		
	Block 1	8000	500	600	700	800	S		
	Block N	3000	2	4	6	0	S		
	DIOCK IN				1 0	8	5		
	i. If P1 w		lock 1, is Bloc		/alidated? W		_		
	i. If P1 w	ags are	different so t	his is differe	/alidated? W ent data.	hy or why n	ot?		
	i. If P1 wi No. The t ii. If P1 br	ags are ings in B	different so t	his is differe	/alidated? W ent data.	hy or why n	_	is 4	
	i. If P1 w No. The t ii. If P1 br it cached	ags are ings in Bin?	different so t lock Z for read	his is differed ding, and no	validated? Went data. other cache	hy or why n	ot?		
	i. If P1 w No. The t ii. If P1 br it cached	ags are ings in Bin?	different so t	his is differed ding, and no	validated? Went data. other cache	hy or why n	ot?	is 4 (2*2)	
	i. If P1 wind No. The tii. If P1 brit cached It would s	ags are ings in B in?	different so t lock Z for read ached in the	his is differed bing, and no shared state	validated? Went data. other cache	hy or why n	ot?		
	i. If P1 w No. The t ii. If P1 br it cached It would:	tags are tings in B in? still be cone that you	different so t lock Z for read	his is differeding, and no shared state tes of main r	validated? Went data. other cache	has a copy	ot? of Z, which state		
	i. If P1 wind No. The till ii. If P1 brit cached It would state 2. Assum - 1 Gbyte - Each pa	tags are tings in B in? still be cone that you of the 4 to tage table	different so t lock Z for read ached in the bu have 4 Gby Gbytes has be entry consists	his is differeding, and no shared state tes of main reen reserved of: A physic	validated? Went data. other cache memory at yo for process cal frame nu	has a copy our disposal page table s	ot? of Z, which state storage alid bit, a 1 dirty b	(2*2)	
	i. If P1 wind No. The till ii. If P1 brit cached It would state 2. Assum - 1 Gbyte - Each part a 1 LRU	tags are cings in B in? still be cone that you of the 4 cone table status bi	different so to lock Z for read ached in the but have 4 Gby Gbytes has been entry consists. Virtual address.	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3.	validated? Went data. other cache memory at yo for process cal frame nu 2 bits, physi	has a copy our disposal page table s mber, a 1 va cal address	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, a	(2*2) bit, nd	
	i. If P1 wind No. The till ii. If P1 brit cached It would: 2. Assuming 1 Gbyte - Each para 1 LRU the page	tags are tings in B in? still be come that you of the 4 to ge table status bissize is 8	different so t lock Z for read ached in the ou have 4 Gby Gbytes has be entry consists t. Virtual addr Kbytes. How r	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many proces	validated? Went data. other cache memory at yo for process cal frame nu 2 bits, physi s page table	has a copy our disposal page table s mber, a 1 va cal address s can fit in th	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and 1 Gbyte space	(2*2) bit, nd ?	
	i. If P1 wind No. The till ii. If P1 brit cached It would state 1 Gbyte - Each part a 1 LRU the page We can	tags are cings in B in? still be cone that you of the 4 cone table status bisize is 8 first calconers.	different so t lock Z for read ached in the ou have 4 Gby Gbytes has be entry consists t. Virtual addr Kbytes. How r	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many proces	validated? Went data. other cache memory at yo for process cal frame nu 2 bits, physi s page table	has a copy our disposal page table s mber, a 1 va cal address s can fit in th	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, a	(2*2) bit, nd ?	
	i. If P1 wind No. The till ii. If P1 brit cached It would state 1 Gbyte - Each part a 1 LRU the page We can process.	ags are ings in B in? still be cone that you of the 4 inge table status bisize is 8 first calconers.	different so to lock Z for read ached in the but have 4 Gby Gbytes has been entry consists to Virtual addrives. How reculate the new colors and the second	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of particular testing test	validated? Went data. other cache memory at you for process cal frame nu 2 bits, physi s page table age table	has a copy our disposal page table s mber, a 1 va cal address s can fit in the	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and a 1 Gbyte space ociated with each	(2*2) pit, nd ?	
	i. If P1 wind No. The till ii. If P1 brit cached It would state 2. Assum - 1 Gbyte - Each part a 1 LRU the page We can process 8 KB part - 8 KB part - 8 KB part - 8 KB part - 1 kg -	ags are cings in B in? still be cone that you of the 4 cone table status bisize is 8 first calcones imp	different so to lock Z for read ached in the but have 4 Gby Gbytes has been try consisted. Virtual address How reculate the notice that the colors and the c	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of poffset assoc	validated? Went data. other cache memory at you for process cal frame nu 2 bits, physi s page table age table e	has a copy our disposal page table s mber, a 1 va cal address s can fit in thentries asso	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each	(2*2) bit, and a ch	
	i. If P1 wind No. The till ii. If P1 brit cached It would: 2. Assum - 1 Gbyte - Each part and 1 LRU the page We can process. 8 KB part - Thus, the No. Thu	ags are cings in B in? still be cone that you of the 4 cone table status bisize is 8 first calcones imp	different so to lock Z for read ached in the but have 4 Gby Gbytes has been try consisted. Virtual address How reculate the notice that the colors and the c	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of poffset assoc	validated? Went data. other cache memory at you for process cal frame nu 2 bits, physi s page table age table e	has a copy our disposal page table s mber, a 1 va cal address s can fit in thentries asso	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and a 1 Gbyte space ociated with each	(2*2) bit, and a ch	
	i. If P1 wind No. The till ii. If P1 brit cached It would state at LRU the page We can process. - 8 KB part of the PT	ags are ings in B in? still be cone that you of the 4 on ge table status bisize is 8 first calculates impre remains	different so to lock Z for read ached in the but have 4 Gby Gbytes has been try consisted. Virtual address How reculate the notice that the colors and the c	his is differeding, and no shared state tes of main reserved of: A physic esses are 3 many procesumber of poffset associate used to	validated? Went data. other cache memory at you for process cal frame nu 2 bits, physi s page table age table e	has a copy our disposal page table s mber, a 1 va cal address s can fit in thentries asso	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each	(2*2) bit, and a ch	
	i. If P1 wind No. The till ii. If P1 brit cached It would state would state at 1 Gbyte - Each part at 1 LRU the page we can process 8 KB part the PT	ags are ings in B in? still be cone that you of the 4 inge table status bisize is 8 first calculates implies ach PT h	different so to lock Z for read ached in the su have 4 Gby Gbytes has been try consisted. Virtual address How reculate the near that the coning 19 bits as 2 ¹⁹ entries	his is differeding, and no shared state tes of main reserved of: A physic esses are 3 many procesumber of poffset associate used to	validated? Went data. other cache memory at you for process cal frame nu 2 bits, physi s page table age table e	has a copy our disposal page table s mber, a 1 va cal address s can fit in thentries asso	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each	(2*2) bit, and a ch	
	i. If P1 wind No. The till ii. If P1 brit cached It would state wo	ags are ings in B in? still be cone that you of the 4 inge table status bisize is 8 first calculates implies remainach PT he he PA is sof the PA	different so to lock Z for react ached in the su have 4 Gby Gbytes has been try consisted. Virtual address How reculate the new files that the coning 19 bits as 2 ¹⁹ entries 26 bits:	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of proffset associate used to the offset, the offset, the diffset, the diffset	ralidated? Went data. other cache memory at your for process cal frame nuice 2 bits, physis page table age table age table arepresent with a represent with a r	has a copy our disposal page table s mber, a 1 va cal address s can fit in the entries asso VA/PA is 1 /PNs and s come from	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each 3 bits (2 ¹³ = 8KB erve as indices	(2*2) poit, and a contract of the contract of	
	i. If P1 wind No. The till ii. If P1 brit cached It would state wo	ags are ings in B in? still be cone that you of the 4 inge table status bissize is 8 first calculates implies remainanch PT her PA is sof the PA hat each	different so to lock Z for reached in the su have 4 Gby Gbytes has been try consisted. Virtual address How reculate the notice that the coning 19 bits as 2 ¹⁹ entries 26 bits: A come from PT entry con	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of poffset associate used to the offset, the offset, the diffset, the diffset, the offset, the diffset associate used to the offset, the offset, the diffset, the diffset associate used to the offset, the offset, the diffset, the diffset, the diffset, the diffset associated the offset, the diffset associated the diffset associa	ralidated? Went data. other cache memory at your for process cal frame nuice 2 bits, physis page table age table age table arepresent with a represent with a r	has a copy our disposal page table s mber, a 1 va cal address s can fit in the entries asso VA/PA is 1 /PNs and s come from	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and 1 Gbyte space ociated with each a bits (2 ¹³ = 8KB) erve as indices	(2*2) poit, and a contract of the contract of	
	i. If P1 wind No. The till ii. If P1 brit cached It would state wo	ags are ings in B in? still be come that you of the 4 dige table status bisize is 8 first calculated ach PT hach PA is a first cach entry will	different so to lock Z for react ached in the su have 4 Gby Gbytes has been try consisted. Virtual address How reculate the new files that the coning 19 bits as 2 ¹⁹ entries 26 bits:	his is differeding, and no shared state tes of main reen reserved of: A physic esses are 3 many procesumber of poffset associate used to the offset, the offset, the diffset, the diffset, the offset, the diffset associate used to the offset, the offset, the diffset, the diffset associate used to the offset, the offset, the diffset, the diffset, the diffset, the diffset associated the offset, the diffset associated the diffset associa	ralidated? Went data. other cache memory at your for process cal frame nuice 2 bits, physis page table age table age table arepresent with a represent with a r	has a copy our disposal page table s mber, a 1 va cal address s can fit in the entries asso VA/PA is 1 /PNs and s come from	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each 3 bits (2 ¹³ = 8KB erve as indices	(2*2) poit, and a contract of the contract of	
	i. If P1 wind No. The till ii. If P1 brit cached It would state wo	ags are ings in B in? still be come that you of the 4 inge table status bisize is 8 first calculated ach PT hack PA is infered at each entry will e:	different so to lock Z for reached in the su have 4 Gby Gbytes has been try consisted. Virtual address How reculate the number of the second o	his is difference ding, and no shared state tes of main reserved to of: A physic esses are 3 many procesumber of profeset associate used to the offset, the offset, the sists of a F	ralidated? Went data. other cache memory at your for process cal frame nuture 2 bits, physis spage table age table age table are represent versions.	has a copy our disposal page table s mber, a 1 va cal address s can fit in the entries asso VA/PA is 1 /PNs and s come from bit, a dirty	ot? of Z, which state storage alid bit, a 1 dirty bes are 26 bits, and are 1 Gbyte space ociated with each 3 bits (2 ¹³ = 8KB erve as indices	(2*2) bit, and a control of the con	




	е	 For the 8-bit word 00111001, the check bits stored with it would be 0111. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data word that was read from memory? The Hamming Word initially calculated was: bit number: 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 0 1 1 1 1 1 1 Doing an exclusive-OR of 0111 and 1101 yields 1010 indicating an error in bit 10 of the Hamming Word. Thus, the data word read from memory was 00011001. Compare symmetric multiprocessors with clusters in context of different parameters. Performance, Availability, Incremental growth, Scaling parameters 	4 (2*2)	5	
	f	1. Derive an equation to calculate speedup factor by considering a processor without pipeline & a processor with 'k' stage pipeline. $S_k = \frac{T_{1,n}}{T_{k,n}} = \frac{nk\tau}{[k+(n-1)]\tau} = \frac{nk}{k+(n-1)}$ 2. Explain the speedup factor derived in 1 with appropriate example. Answer sheets example or any other suitable example.	4 (2*2)	6	
Q2	В	Derive an equation for Amdahl's law. $Speedup = \frac{Execution time for entire task without using the enhancement}{Execution time for entire task using the enhancement when possible}$ $Execution time_{new} = Execution time_{old} \times \left((1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \right)$ $Speedup_{overall} = \frac{Execution time_{old}}{Execution time_{new}} = \frac{1}{(1 - Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$ $Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2. a. Which processor has the highest performance expressed in instructions per second? b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions. c. We are trying to reduce the execution time by 30%, but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction? a. performance of P1 (instructions/sec) = 3 × 109/1.5 = 2 × 109 performance of P3 (instructions/sec) = 2.5 × 109/1.0 = 2.5 × 109 performance of P3 (instructions/sec) = 4 × 109/2.2 = 1.8 × 109 b. cycles(P1) = 10 × 3 × 109 = 30 × 109 s$	6 (3*2)	1	1, 2, 4, 5, 8, 10, 12




		cycles(P2) = $10 \times 2.5 \times 109 = 25 \times 109$ s cycles(P3) = $10 \times 4 \times 109 = 40 \times 109$ s c. No. instructions(P1) = $30 \times 109/1.5 = 20 \times 109$ No. instructions(P2) = $25 \times 109/1 = 25 \times 109$ No. instructions(P3) = $40 \times 109/2.2 = 18.18 \times 109$ CPInew = CPIold × 1.2, then CPI(P1) = 1.8 , CPI(P2) f = No. instr. × CPI/time, then f(P1) = $20 \times 109 \times 1.8$ f(P1) = $18.18 \times 109 \times 2.6/7 = 6.75$ GHz		GHz			
Q 3	В	RISC Focus on software Uses only Hardwired control unit Transistors are used for more registers Fixed sized instructions Can perform only Register to Register Arithmetic operations Requires more number of registers Code size is large An instruction executed in a single clock cycle An instruction fit in one word. Simple and limited addressing modes. RISC is Reduced Instruction Cycle. The number of instructions are less as compared to CISC. It consumes the low power. RISC is highly pipelined. RISC required more RAM. Here, Addressing modes are less. What is the overall function of a proces operations with appropriate block diagram. microinstruction. (a) Horizontal microinstruction (b) Vertical microinstruction	CISC Focus on hardware Uses both hardwired and microprogrammed control unit Transistors are used for storing complex Instructions Variable sized instructions Can perform REG to REG or REG to MEM or MEM to MEM Requires less number of registers Code size is small Instruction takes more than one clock cycle Instructions are larger than the size of one word Complex and more addressing modes. CISC is Complex Instruction Cycle. The number of instructions are more as compared to RISC. It consumes more/high power. CISC is less pipelined. CISC required less RAM. Here, Addressing modes are more. Sor's control unit? Explain the cont Differentiate between horizontal and Microinstruction address Jump condition —Unconditional —Zero —Overflow —Indirect bit —System bus control signals Internal CPU control signals Internal CPU control signals		6 (3*2)	2	1, 2, 4, 5, 8, 10, 12


















A Unitary Public University of Government of Maharashtra (Formerly College of Engineering Pune (COEP))



B With an appropriate block diagram, discuss the key features of Heterogeneous System Architecture (HSA).



Key features of the HSA approach include the following:

- 1. The entire virtual memory space is visible to both CPU and GPU. Both CPU and GPU can access and allocate any location in the system's virtual memory space.
- 2. The virtual memory system brings in pages to physical main memory as needed.
- 3. A coherent memory policy ensures that CPU and GPU caches both see an up-to-date view of data.
- 4. A unified programming interface that enables users to exploit the parallel capabilities of the GPUs within programs that rely on CPU execution as well.



Figure 1 for Q 4 B

