

Computer Organization

Page No. _____
Date 23/07

CPI Example :-

Computer A: Cycle Time = 250ps, CPI = 2.0

Computer B: Cycle Time = 500ps, CPI = 1.2

Same ISA.

Which is faster & how many much?

$$\begin{aligned} \text{CPU Time}_A &= \text{Instruction Count} \times \text{CPI}_A \times \text{Cycle Time}_A \\ &= 1 \times 2.0 \end{aligned}$$

$$\begin{aligned} \text{CPU Time}_B &= \text{Instruction Count} \times \text{CPI}_B \times \text{Cycle Time}_B \\ &= 1 \times 1.2 \times 500 \text{ ps} = 1 \times 600 \text{ ps} \end{aligned}$$

$$\frac{\text{CPU Time}_A}{\text{CPU Time}_B} = \frac{1 \times 600 \text{ ps}}{1 \times 500 \text{ ps}} = 1.2$$

o Clock Cycle = $\sum_{i=1}^n (\text{CPI}_i \times \text{Instruction Count}_i)$ [If different instruction classes take different numbers of cycles]


o Weighted Average CPI

$$\text{CPI} = \frac{\text{Clock Cycle}}{\text{Instruction Count}} = \sum_{i=1}^n \left(\frac{\text{CPI}_i \times \text{Instruction Count}_i}{\text{Instruction Count}} \right) \text{relative frequency}$$

o Alternative compiled code sequence using instructions in classes A, B, C.

| class | A | B | C |
|--------------------------|---|---|---|
| CPI for class | 1 | 2 | 3 |
| TC in seq ⁿ 1 | 2 | 1 | 2 |
| TC in seq ⁿ 2 | 4 | 1 | 3 |

| Program | Computer A | Computer B | Computer C | Execution time (in seconds) |
|---------|------------|------------|------------|-----------------------------|
| prog 1 | 1 | 10 | 20 | 2.0 |
| prog 2 | 1000 | 100 | 20 | 2.0 |
| prog 3 | 600 | 1000 | 50 | 5.0 |
| prog 4 | 1000 | 100 | 50 | 5.0 |
| prog 5 | 100 | 800 | 100 | 10.0 |



a) What is the critical cycle time of the 5-stage pipeline?

b) Still every 4 instructions, what is the CPT of the Nehru switch?

c) Setups of pipeline machine after pipeline cycle machine?

d) $T_{CPT} = T \times CPT \times Pipeline\ time$

e) Speedup = $\frac{1 \times f_{CPU}}{(1 \times f_{CPU}) + (1 \times 20 \times 2.1)} = 2.67$

f) $T_{CPT} = \frac{1}{f_{CPU} \times f_{Memory}}$
 $T_{CPT} + Nehru$

g) $S = 2.5 \times \frac{1}{f_{CPU} \times f_{Memory}}$

h) $T_{CPT} = 7.0$ Increasing extra shift cycles by 1

$$\text{Speedup}_{\text{Pipeline}} = \frac{\text{Average Instruction Execution Time of 1s}}{\text{Average Instruction Execution Time of 4.75ns}}$$

$$= \frac{1.295}{4.75 \times 10^{-9}} = 27.3$$

x 5


$$= 1.295 \times [4.9 \% + 12.0 \%] \times 9 + 4.9\%$$

$$= 1.295 \times [4.9 \% + 12.0 \%] \times 9 + 4.9\%$$

$$= 1.295 \times 1.61 \times 9 + 4.9\% = 22.9\%$$

S = E-Tip

| | | | |
|--|--|-------|---------------|
| | | Block | |
| | | | Program Block |



① 14 instruction 3 register type 3

$$0-18 \quad 0000 \quad R_1 \quad R_2 \quad R_3 \quad | \quad 2^4 \times 2^4 \times 2^4 = 2^{12} \times 14$$

1101 R₁ R₂ R₃

$$0-30 \quad 31 \text{ instruction } 2 \text{ register } 2 \text{ type}$$

$$1110 \quad 0000 \quad R_1 \quad R_2 \quad | \quad 2^4 \times 2^4 = 2^8 \times 31$$

1111 1111 R₁ R₂

0-11 12 instruction 1 register type 1

$$1111 \quad 1111 \quad 0000 \quad R_1 \quad | \quad 2^4 \times 12$$

1111 1111 1100 R₁

EU instruction 0 register type 0

$$1111 \quad 1111 \quad 1111 \quad 0000 \quad | \quad 64 \times 2^0$$

1111 1111 1111 1111

② 14 inst^r type 3 16 bits 4 bytes

30 inst^r type 2

28 inst^r type 1

64 inst^r type 0

$$0-18 \quad 0000 \quad R_1 \quad R_2 \quad R_3 \quad | \quad 14 \quad 3 \quad 14 \times 2^{12} + 30 \times 2^8 + 28 \times 2^4 + 64 \\ 1101 \quad R_1 \quad R_2 \quad R_3 \quad | \quad = 65536$$

$$0-29 \quad 1111 \quad 0000 \quad R_1 \quad R_2 \quad | \quad 30 \quad 2 \\ 1111 \quad 1101 \quad R_1 \quad R_2 \quad | \quad$$

$$0-37 \quad 1111 \quad 1110 \quad 0000 \quad R_1 \quad | \quad 29 \quad 1 \\ 1111 \quad 1111 \quad 1011 \quad R_1 \quad | \quad$$

$$1111 \quad 1111 \quad 1111 \quad 0000 \quad | \quad 840$$

12 bit 3 bytes

4 3

255 1

16 0

$$0000 \quad R_1 \quad R_2 \quad R_3 \quad | \quad 4 \quad 3$$

$$1000 \quad R_1 \quad R_2 \quad R_3 \quad | \quad 255 \quad 1$$

$$1111 \quad 110 \quad 000 \quad | \quad 16 \quad 0$$

1111 111 111

Vernon's Pathodon - 5th edition

Q.

a. 7 no of inst^r type that have only single memory address as it fields

| | | | | | | | |
|---|---|---|---|---|------|----------------|----------------|
| 1 | 1 | 1 | 1 | 1 | 0000 | R ₁ | R ₂ |
| 1 | 1 | 1 | 1 | 1 | 0010 | R ₁ | R ₂ |

b. 7 no of inst^r of type that have two register fields

| | | | | | | |
|---|---|---|---|------|----------------|----------------|
| 1 | 1 | 1 | 1 | 0000 | R ₁ | R ₂ |
| 1 | 1 | 1 | 1 | 0110 | R ₁ | R ₂ |

c. 7 no of inst^r of type that have only one register field

| | |
|------|----------------|
| 0000 | R ₁ |
| 0110 | - |

d. 8 no of instructions of type that have zero address.

| | |
|---------------|---|
| 1111111111000 | - |
| 1111111111111 | - |


Q. 6 number of inst^r of type that have 1 reg field & 1 memo address

| | | | |
|-------|----|-----|---|
| 10000 | 11 | 101 | - |
|-------|----|-----|---|

Q. 6 number of inst^r of type that have all 3 reg field &

| | | | |
|-----------|----------------|----------------|----------------|
| 111111000 | R ₁ | R ₂ | R ₃ |
| 111111101 | - | - | - |

It is possible to immediate



William Stallings
Control Unit Organization Chapter 7

| | |
|----------|----------|
| Page No. | 716 |
| Date | 24/03/24 |

Unauthorised copying is illegal

In cause the micro-operations to be performed.

1. cause the micro-operations to be performed.

2. cause the micro-operations to be performed.

Control path

Micro-operations & Control Signals. (Table can be found on pg no 719 in textbook)

Q. Why the execution cycle is not there in table?

Who generates the memory address \rightarrow processor

Instruction Execution

Chapter 4 - The processor - 3

5th and 2nd from William Stallings 20

performance

17/03/24

Bus Processing Unit

A five stages organization

Stage 1 Introduction
Fetch


Stage 2 Source
register

Stage 3 ALU

Memory access

5 Destination register


- a) What is block size and who decide it?
- b) What is latency of ram?



✓ Branch-if $[R5] = [R6]$ Loop

Call \rightarrow Register R9 5.17

• Waiting for Memory



17/03/24

Haney's pattern
RISC-V Edition 4 - 4.5
Page No.
Date 20/03/24


From where return addresses are coming?

5.9 Figure

Assume $PC = PC + 4$

Branch target buffer

3. Summarizing



To cache & main memory

- Hardwired Control
 - 1. Hardwired control
 - 2. Microprogrammed Control


Hardwired

- Setting control signal depends on
 - Content of step counter
 - Contents of instruction register
 - The result of computation or comparison operation
 - External input signals, such as interrupt requests.

Fig. 21 $T_1 = T_5 \rightarrow T_1, T_2, T_3, T_4, T_5$

control signal sequencing \leftarrow Execution

Counter - Enable



5.6.1 • Datapath Control Signals.

$RF\text{ write} = \overline{T_5} \cdot (ALU + \text{Load + call})$ (controlling strength)

Counter enable = $\overline{WMEC} + MEC$.

$RF\text{ write} = T_5 \cdot (ALU + \text{Load + call})$ (controlling strength)

- 1. Hardwired Control
- 2. Microprogrammed Control




Table 20.3 A Decoder with 4 Inputs and 16 Outputs
(William Smalling)
Command Unit Input

- As per instruction in T8 there is a need of getting sequencing of appropriate signals
- It can be done by control signal two approaches
 - Hardwired control
 - Microprogram control

Let us consider 3 instructions.

- TINSTR 1 \rightarrow add R1, R0
- Execute this : i) R0 OUT, Fadd
- ii) R0 OUT, R1 IN
- iii) Z OUT, R1 IN
- iv) END

- TINSTR 2 \rightarrow XOR R0, R5
- i) R0 OUT, X IN
- ii) R5 OUT, XOR
- iii) Z OUT, R0 IN
- iv) END

- TINSTR 3 \rightarrow ADD [R0], R6
- i) R0 OUT, MAR IN, MAR * OUT, MDR * IN
- ii) MDR OUT, X IN
- iii) R0 OUT, MAR IN, MAR * OUT, MAR X OUT, RD
- iv) END

$$R0 \text{ out} = ((\text{TINSTR AND } T_2) \text{ OR} \\ (\text{AND } T_4) \text{ OR} \\ (\text{AND } T_6) \text{ OR} \\ \dots \dots)$$

Where TINSTR, and T2 means R0 out should be made 1 if there is instruction 1 and second clock cycle


$$\text{ADD} = \text{TINSTR, and } T_2 \text{ and } T_3 \text{ or } \dots \dots$$

:

END.
TINSTR, and T4 or TINSTR, and T2

The AND combination is for activation of particular signal in context of single instruction.

Here, for every instruction there is one and gate and giving to each and gate one timing marker and instruction marker. All AND gates are OR.




We required two types of signals for this purpose —

- Time marker
- Instruction marker

- 3) The content of the control buffer register generates control signals and next - address information for the sequencing logic unit.
- 4) Jump to execute

Fig. 21.4 Functioning of microprogrammed control unit



Jump to fetch

Jump to Oracle routine

Jump to interrupt

Jump to

Control Unit Microarchitecture Fig. 21.3




Table 21.2 : (Read)


Control unit function are as follows:

- 1) To execute an instruction , the sequencing logic unit issues a RFO command to the control memory .
- 2) The word whose address is specified in the control address register is read into the control buffer register.

- Microinstruction sequencing .
- Design Consideration .

Fig. 21.6 Branch control logic : Two address fields
Fig. 21.7 Single address field

Fig 2.18 : Variable Format



2) Control memory absent

Present

9) Map area less because requirement control memory absent

more because control

10) Occurrence of more error

less

Attributes: Hardwired based CU microprogrammed CU

i) speed faster slower.

cheaper

ii) cost of more costly implementation

iii) flexibility not at all flexible to accommodate

iv) Ability to handle complex difficult easy to handle complex instructions

v) Decoding complex simple decoder & seq logic decoding & seq logic logic.

vi) Applicability used by RISC kind used by CISC kind of processor

vii) Tech " set smaller larger

size

Horizontal Microinstruction(Protocol)

i) Supports longer control word

ii) Shorter control word.

iii) Higher degree of parallelism ie degree is either 0 or 1.

iv) No additional hardware is required

v) Additional hardware is required in the form of decoders

vi) Slower.

vii) faster

viii) less flexible

ix) more flexible

x) less use of encoding makes more use of encoding

xi) to reduce length of control word as compared to vertical.

xii) less use of encoding makes more use of encoding

xiii) less use of encoding makes more use of encoding

xiv) less use of encoding makes more use of encoding

xv) less use of encoding makes more use of encoding

Vertical Microinstruction

i) Supports shorter control word

ii) Longer control word.

iii) Low degree of parallelism ie degree is either 0 or 1.

iv) Allows additional hardware is required

v) in the form of decoders

vi) faster

vii) less flexible

viii) more flexible

ix) more use of encoding makes less use of encoding

x) to reduce length of control word as compared to vertical.

xii) less use of encoding makes more use of encoding

xiii) less use of encoding makes more use of encoding

xiv) less use of encoding makes more use of encoding

xv) less use of encoding makes more use of encoding

xvi) less use of encoding makes more use of encoding


xvii) less use of encoding makes more use of encoding

9.1 Addition / Subtraction Logic Unit.

9.1.1 Addition / Subtraction of binary numbers.

9.1.2 Logic for addition / subtraction logic circuit.

Fig 9.3 Binary addition / subtraction logic circuit.




9.2.1 Carry-lookahead addition
 using (a) - Bit-at-a-time bit stage cells
 (b) 4-Bit-adder

9.4. See fig 9.5

10.8 Hardware Implementation of Unsigned Binary

multiplicand

$m_{n-1} \dots m_0$



(a) Block diagram


m - multiplicand register

n - multiplier register

A = 0 initially initiated

C = 1 bit register to hold carry out

10.9 Flowchart of Unsigned Binary Number Multiplication



n = 9 - 24

10.7 Multiplication of Unsigned Binary Integer

$$\begin{array}{r}
 1.011 \\
 \times 1.01 \\
 \hline
 1.011 \\
 000 \\
 \hline
 1.011
 \end{array}$$

c A M initial value

| | | | | | |
|---|------|------|------|-------|--------------|
| 0 | 0000 | 1101 | 1011 | had | first cycle |
| 0 | 1011 | 1101 | 1011 | Shift | |
| 0 | 0101 | 1110 | 1011 | Shift | Second cycle |
| 0 | 0010 | 1111 | 1011 | Shift | |
| 0 | 1101 | 1111 | 1011 | Add | Third cycle |
| 0 | 0110 | 1111 | 1010 | Shift | |
| 1 | 0001 | 1111 | 1011 | Add | Fourth cycle |
| 0 | 1000 | 1111 | 1011 | Shift | |

fig - 10.8 b) Hardware implementation - UBM . Ex from fig 10.7
(prout in B, A).

c A M initial value

| | | | | |
|---|------|------|------|----------|
| 0 | 0000 | 0011 | 1001 | addition |
| 0 | 1001 | 0011 | 1001 | addition |
| 0 | 1000 | 1001 | 1001 | addition |