SEMESTER PROJECT

Digital System Design

Submitted to: Sir Safeer Haider

Submitted by: Sagheer Abbas Shah (041-18-0016)

Deepak Lal (041-18-0030)

Saeed Akbar Khan (041-18-0020)

Objective:

Our aim is to develop a Verilog code for Nexys 4 DDR to generate a snake pattern repeatedly like the one we see in the demonstration run of the Nexys 4 DDR. We developed somehow similar pattern by activating 1 anode out of 8 anodes of 8 seven segments and in that, enabling only a single segment of the enabled seven segment display. We counted a total of 112 iteration and the nearest power of 2 was 7 so we selected a seven-bit code for enabling the anode. The codes are attached below:

Code:

```
`timescale 1ns / 1ps
// Author: Sagheer Abbas Shah (041-18-0016)
//
     Deepak Lal (041-18-0030)
     Saeed Akbar Khan (041-18-0020)
// 8 seven-segment displays
// Project Name: Snake Pattern on seven segment displays
module Time_Mux(anodes, cathodes, clk, reset);
input clk, reset;
output reg [7:0] anodes;
output reg [6:0] cathodes;
parameter N = 30; // 100 \text{ MHz} / (2^{**}17) \sim = 763 \text{ Hz} : 1/763 \text{ Hz} = 1.31 \text{ ms}
// internal registers
reg [N-1:0] current_state;
wire [N-1:0] next_state;
```

```
// current_state logic
always@(posedge clk, posedge reset)
begin
  if(reset)
     current_state <= 0;
  else
     current_state <= next_state;</pre>
end
// next_state logic
assign next_state = current_state + 1;
wire [6:0] Outt1, Outt2, Outt3, Outt4, Outt5, Outt6, Outt7;
// output logic
always@(*)
begin
  case(current_state[N-1:N-7])
  7'b00000000 : begin anodes = 8'b111111110;
            cathodes = Outt2; end
  7'b0000001: begin \ anodes = 8'b111111110;
            cathodes = Outt7; end
```

```
7'b0000010 : begin anodes = 8'b11111101;
cathodes = Outt7; end
```

```
7'b0001011 : begin anodes = 8'b101111111;
cathodes = Outt4; end
```

7'b0010100 : begin anodes = 8'b111111110;

```
cathodes = Outt1; end
```

```
7'b0010101 : begin anodes = 8'b111111110;
cathodes = Outt6; end
```

```
7'b0011110 : begin anodes = 8'b11111011;
cathodes = Outt1; end
```

```
7'b0100111: begin anodes = 8'b11101111;
        cathodes = Outt2; end
7'b0101000 : begin anodes = 8'b11101111;
        cathodes = Outt1; end
7'b0101001 : begin anodes = 8'b11101111;
        cathodes = Outt6; end
7'b0101010 : begin anodes = 8'b11101111;
        cathodes = Outt5; end
7'b01010111: begin anodes = 8'b110111111;
        cathodes = Outt3; end
7'b0101100 : begin anodes = 8'b110111111;
        cathodes = Outt2; end
```

7'b0101101 : begin anodes = 8'b110111111; cathodes = Outt1; end

7'b0101110 : begin anodes = 8'b110111111; cathodes = Outt6; end

7'b0101111 : begin anodes = 8'b11011111; cathodes = Outt5; end

7'b0110000 : begin anodes = 8'b10111111;

```
cathodes = Outt3; end
```

```
7'b0110001 : begin anodes = 8'b101111111;
cathodes = Outt2; end
```

```
7'b0111010 : begin anodes = 8'b011111111;
cathodes = Outt4; end
```

```
7'b1000011 : begin anodes = 8'b111111110;
cathodes = Outt7; end
7'b1000100 : begin anodes = 8'b11111101;
```

cathodes = Outt7; end

 $7'b1001100: begin \ anodes = 8'b011111111;$

```
cathodes = Outt1; end
```

```
7'b1001101 : begin anodes = 8'b011111111;
cathodes = Outt2; end
```

```
7'b1010110 : begin anodes = 8'b110111111;
cathodes = Outt1; end
```

```
7'b10111111: begin anodes = 8'b111101111;
        cathodes = Outt6; end
7'b1100000 : begin anodes = 8'b11110111;
        cathodes = Outt1; end
7'b1100001 : begin anodes = 8'b11110111;
        cathodes = Outt2; end
7'b1100010 : begin anodes = 8'b11110111;
        cathodes = Outt3; end
7'b1100011: begin anodes = 8'b11111011;
        cathodes = Outt5; end
7'b1100100 : begin anodes = 8'b11111011;
        cathodes = Outt6; end
```

7'b1100101 : begin anodes = 8'b11111011;

7'b1100110: begin anodes = 8'b11111011;

7'b1100111: begin anodes = 8'b11111011;

 $7'b1101000: begin \ anodes = 8'b111111101;$

cathodes = Outt3: end

cathodes = *Outt2*; *end*

cathodes = Outt1; end

```
cathodes = Outt5; end
```

7'b1101001 : begin anodes = 8'b11111101; cathodes = Outt6; end

7'b1101010 : begin anodes = 8'b11111101; cathodes = Outt1; end

7'b1101011 : begin anodes = 8'b11111101; cathodes = Outt2; end

7'b1101100 : begin anodes = 8'b11111101; cathodes = Outt3; end

7'b1101101 : begin anodes = 8'b111111110; cathodes = Outt5; end

7'b1101110 : begin anodes = 8'b111111110; cathodes = Outt6; end

7'b1101111 : begin anodes = 8'b111111110; cathodes = Outt1; end

default : begin anodes = 8'b000000000; cathodes = 7'b1111111; end

endcase

end

```
assign Outt2 = 7'b1111101;// b segment high
assign Outt3 = 7'b1111011; // c segment high
assign Outt4 = 7'b1110111;// d segment high
assign Outt5 = 7'b1101111;// e segment high
assign Outt6 = 7'b1011111;// f segment high
assign Outt7 = 7'b01111111;// g segment high
endmodule
XDC File:
## Clock signal
#IO_L12P_T1_MRCC_35 Sch=clk100mhz
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
##switches
set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { reset }];
#IO_L24N_T3_RS0_15 Sch=sw[0]
##7 segment display
set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports {
cathodes[0] }]; #IO_L24N_T3_A00_D16_14 Sch=ca
```

 $assign\ Outt1 = 7'b1111110;//\ a\ segment\ high$

```
set_property -dict { PACKAGE_PIN R10 | IOSTANDARD LVCMOS33 } [get_ports {
cathodes[1] }]; #IO_25_14 Sch=cb
set_property -dict { PACKAGE_PIN K16 IOSTANDARD LVCMOS33 } [get_ports {
cathodes[2] }]; #IO_25_15 Sch=cc
set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS33 } [get_ports {
cathodes[3] }]; #IO_L17P_T2_A26_15 Sch=cd
set_property -dict { PACKAGE_PIN P15 | IOSTANDARD LVCMOS33 } [get_ports {
cathodes[4] }]; #IO_L13P_T2_MRCC_14 Sch=ce
set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } [get_ports {
cathodes[5] }]; #IO_L19P_T3_A10_D26_14 Sch=cf
set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports {
cathodes[6] }]; #IO_L4P_T0_D04_14 Sch=cg
set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports { anodes[0]
}]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports { anodes[1]
}]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
set_property -dict { PACKAGE_PIN T9 | IOSTANDARD LVCMOS33 } [get_ports { anodes[2]
}]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
set_property -dict { PACKAGE_PIN J14 | IOSTANDARD LVCMOS33 } [get_ports { anodes[3]
}]; #IO_L19P_T3_A22_15 Sch=an[3]
set property -dict { PACKAGE PIN P14 IOSTANDARD LVCMOS33 } [get ports { anodes[4]
}]; #IO_L8N_T1_D12_14 Sch=an[4]
set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports { anodes[5]
}]; #IO_L14P_T2_SRCC_14 Sch=an[5]
}]; #IO_L23P_T3_35 Sch=an[6]
set_property -dict { PACKAGE_PIN U13 | IOSTANDARD LVCMOS33 } [get_ports { anodes[7]
}]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
```

Demonstration Video:

https://drive.google.com/file/d/1vKjceBVk9d2EeyvxJVMpsfEJhNjwA4IB/view?usp=sharing

GitHub repository:

https://github.com/sagheer-shah/DSD spring/tree/main/April 6.srcs