COUNTERS

Introduction -

A counter is probably one of the most useful & versatile subsystems in a digital system.

A counter driven by a clock can be used to count the number of clock cycles.

A counter can be used as an instrument for measuring time & therefore period or frequency.

There are two different types of counters.

1> Asynchronous Counters

ii) synchronous counters.

Asynchronous counters

Asynchronous counter is simple and straight forward in operation, and the construction usually requires a minimum Hw equipments.

But it has a disadvantage of low speed.

Because each flipflop is triggered by the previous flipflop, the counter has a cumulative settling time. Counters of such type are called as serial or asynchronous.

An increase in the opeed of operation can be achieved by the use of a parallel or synchronous counter. Here, every flip flop is triggered by the clock and thus the settling time is simply equal to the delay time of a single flip flop.

The increase in speed is voually obtained at the price of increased s/w.

de commencement of his house desired towners in

Asynchronous Counters [OR] Ripple Counters.

A binary ripple counter can be constructed using clocked. IK flip flop's The figure below shows three -ve edge triggered JK flip flop's connected in cascade.

The system clock drives fup flop A. The output of A drives flip flop B, and the output of B drives flip flop C.

All the I and K inputs are tied to +Vcc. This means that each fupflop will change state [Togglt] with a -ve transition at its clock input.




FIG: 3- bit Binary Ripple Counter / Asynchronous




Fig: Timing Diagram of Asynchronous up Counter or Ripple up counter.

Negative Clock Transition	gc	90	&a	State or
0	0	0	0	0
1	0	0	1	1
2	0	1	0	2
3	0	1	E-7	3
4	- 1	0	0	4
ঠ	1	0	1	5
6	1	1	0	6
7	1	1.	-1	7
8	0	0.	0	0

Table: Truth Table for a 3-bit Adynchronous up counter.

when the output of a fupflop is used as the clock i/p for the next fupflop, we call the country a Ripple country or Asynchronous Country.

The A fupflop must change state before it can trigger the B fupflop, and the B fupflop has to change state

before it can trigger the c flipflop.

The output of each fup flop has to change from (1-0) only then the next fup flop changes the output state. Here each and every fup flop is waiting for the previous flip flop ofp. Because of this, the overall propagation delay of the counter is the sum of individual delays of flip flops, for instance, if each flip flop in this three flip flop counter has a propagation delay time of 10 no, the overall propagation delay time of 10 no, the overall propagation delay time for the counter is 30ns.

At clock 0, QcQBQA = 000 where Qc is mob & QA is LSB. Every time there is a NT in clock, the flipflop A will change the state. Since QA acts as clock for QB, each time there is a NT in QA, QB will toggle. Since QB acts as clock for QC, each time there for QC, each time there is a NT in QB, QC will toggle.

Asynchronous Down counter. [OR] Ripple Down counter.

Asynchronous down counter will work similarly as that of Asynchronous up counter. The only difference blue them is that, in up counter, the counter value is incremented by 1, but in down counter, it is decremented by 1.

To get the docon counter combination, we need to connect the complement of QA as the clock of next furthop in B. and the complement of QAPQIBB will be connected as the clock to furthop C.




FIG: 3-bit Binary Ripple Down counter / Asynchronous
Down counter.




FIG: Timing Diagram of Asynchronous Down Counky

Negative clock Transition	80	80	9A	State or count.
a	1	1	1	7 7
ь	i i	1	0	6
c	1	0	11	5
d	1	1.0	0	4
е	0	1	1	3
f	0	1	0	2
A 9	0	0	1	1
h	O	0	0	0
î	1	1	13: 15	7

Table: Truth Table for a 3-bit Asynchronous Docon Counter.

The system clock is still used at the clock 1/p to flip flop ga, but the complement of ga, Qa is used to drive the flip flop gb, like wise gb is used to drive flip flop c. But we have to see the output at ga, gb & gc only.

flipflop A simply toggles with each negative clock transition on as earlier. But flipflop & will toggle each time when an changes state from high to low.

similarly, &c will toggle each time when & changes state from high to low.

The counter contents become ABC=111 at point 'a' on timeline it will change to 110 at point b' and it will change to 101 at point 'c' and so on.

Notice that the counter contents are reduced by one count with each clock transition. In otherwords, counter is operating in count down mode.

Asynchronous / Ripple up-Down counter-




Fig: Adjnchronous up-Docon counter.

ual

ak


A 3-bit Asynchronous up-Down counter that counts in a straight binary sequence is as shown in the figure.

for this counter to progress through a count-up sequence, I it is necessary to trigger each further with true side of the previous further. If the count up control line is the previous further to the upper AND gate output of HIGH, the clock will follow the upper AND gate output of each further, and as a result it will work as an each further, and as a result it will work as an

on the other hand, if the count Down line is high; each full frop will be triggered from the complement side of previous flip flop. The country will then be in a count Down mode.

Decoding Gates -

A decoding gate can be connected to the outputs of a counter in such a way that the output of the gate will be high (or low) only when the counter contents are equal to a given state. For instance, the decoding gate connected to the 3-bit ripple counter in the figure will decode state (BEBBA=111) Thus the gate of will be high only when BA=BB=BC=1.




The other seven states of the counter can be developed in a similar fashion.

for instance, to decode state 5, the truth table shows that QC ROBA = 101 is the unique State.

for the gate ofp to be high during this time, we must use &c. &B. &A at gate input's.

Similarly, for all states



The clock is directly applied to QA fupflop, and the JK flupflop used responds to a -ve transition at the clock /p & QA togales.

conenever ga is high, AND gate x is enabled. & a clock pulse is passed through the gate to the clock 1/p of flip flop &B.
Thus &B changes state with every other clock NT at points

b, d, f, & h on the time line.

Now since AND gate 4 is enabled, it will transmit the clock to furpflop & only when both BA & BB are high, the flipflop & changes state with every fourth clock NT at points of & on the time line.





Fig: Timing Diagram for a 3-bit synchronous up counter.

(NT) (Clock)	M5B	9B	MASB BA	count	CLK AND QA AND gate (x)	are gatery
y Mi - 14	0	0	0	0	0	0
4	0	0	1	VIII (2)	1111 V	0
4	0	41-	0	2	0	0
4	0	1	1 6.5	3	10-1 15:11	9 1
Ψ (**)	and The	0	0	4	0	0
4	1	0	1	5	100 1 - 10	0
4	1	1	٥	6	0	0
4	1	1	1	7	1	1
*	0	0	0	0	0	0

Truth Table for 3-bit Synchronous up counter.

Synchronous Down. Counter -



F19: 3-bit synchronous Docon counter.

Stepo:

if All I & K inputs are connected to + Vcc.


ily for 810, AND gate of of clock & 87 will change the status of 810.

ili> AND gate output of clock, QA and QB will change the statue of Qc.

Set all the flip flop's output to 111 (BCBB BA).

- * The clock is applied at QA and it will change the state for every NT of the clock.
- * The output of will change the state when the clock and on will have the NT.
- * The output Qc will change the state when the clock and QA and QB will have the NT.

The truth table as well as the Timing Diagram for a 3-bit synchronous Down counter is shown in the figure below.



F19: Timing Diagram for a 3-bit Synchronous
Down Counter.

NT	count	80	80	·QA	8c	9B	8A	× gate	y gate.
1.5	7	1	1	1	0	0	0	-	
*	6	1	1	0	0	0	ı	1	0
+ 1	5	1	0	1 120	0	ı	0	o color	Ö
4	4	1/3	0	0	10.	VI.	, I , , , s	4	1
1	3	0	1	2 . P	13	0	0	0 111	0
¥	2	0	1	0	1	0	1	+	0
+	1	0	0	1	1	1	0	0	0
4	0	0	0	0	. 1	10	J. Aras	+	4
4	7	1	, I.,	1 1	0	0	0	0	0

Truth Table for 3-bit Synchronous
Down Counter.




Fig: 3-bit synchronous up Docon counter.

All JK inputs are connected to + vcc.

in any parallel country Csynchronous Countr), the time at cohich any fupfup changes state is determined by the states of all previous flipflops in the counter.

In the count up mode, 'A' fup flop must toggle everytime when true value (ie; QA, QB, Qc) will change state from 1 to 0.

for count up made, the clock will follow the result of XIE X2 gates.

In the count down mode, "A" tipfup must toggle everytime I when complement value (ie; \$\overline{q}_{A}, \overline{q}_{B}, \overline{q}_{C}) will change state from 1 to 0.

for count down mode, the clock will follow the result of 4, & 42 gates.


To operate in count-up mode, the system clock is applied at the count up input, while the count down input is held .

To operate in count-clown mode, the system clock is applied at the count down input, while the count-up input is held low.

the counter modulus -


Q. A Mod-3 counter to design a Mod-6 counter.

The two fupflop's in the figure have been connected to provide a mod-3 counter. Since two flipflops have a natural count of 4, this counter skips one state. The waveform & the truth table is as shown in the figure.



QB QA

Truth Table



Timing Diagram.

This counter progresses through count sequence 00,01,10.6 then back to oo . It clearly slips count 11. Here's how it works .

i> Prior to point 'c' on the timeline, QA = QB = 0 and also QA = QB = 1. A -ve clock transition at 'a' will cause:

a) of to toggle to 1, Since IE, K are high.

b) and to reset to 0, bus of synchronous clock, both ff's working in para uel. For this reason &B of will refer previous memory of QA (ie, o') if J=0 & K=1 in second f/f will make QB=0. E BB=1.

ii) Prior to point 'b' on the time line, QA = 1 & QB = 0. A - ve clock at point b will cause:

a) On to toggle to 0, since IEK inputs are high.

by 918 to toggle to 1, Since its IEK inputs one high.


iii> Prior to point 'c' on the time line, A=0 & B=1. A -ve clock at c will cause.

a> A to 0. (Since J=0 & K=1) b> B to 0. (Since J=0 & K=1)


iv> The counter now progressed all three states & working as

Mod-6 counter

A mod-6 counter can be obtained by a mod 3 & mod 2 counter.
To build a Mod-6 counter, connect a 80 flipflop's output as clock for the next flipflop.





Notice that mod 3 is synchronous counter & mod 6 is an Asynchronous counter. Buoz, the last flip flop is waiting for the -ve transition in B. (ie; 1 >0).





for every -ve transition in QB output will change the state of


Design a Decade Counter using a mod of x Mod 2 counter. Present State. Next State Excitation Table. Qc. 93 SA JB KB QC+1 98+1 QA+1 Kc JA KA Jc0 0 0 0 0 × 0 X × × 0 0 0 X 0 41 X 0 × 0 × 0 for JA 868A 10 01 11 0 X KA = 1 JA = 90 for JB for KB















The three furflood in the figure works as a mods counter. The waveform shows that QA will change for every NT in the clock, except the transition from wunt4 to count o.

At count 4, Bc = 1 & Bc = 0, This makes the input of JA as 0, which intum makes BA to become 0.

The fliptlop BA & gc is working in synchronous & the fliptlop BB is waiting for BA output.

for this reason, & changes the state only when &A changes state from 1 to 0, ie NT.



Decode Counter.

Clock	150 RA	90	Qc	PD .	count.					
-	0	0	0	0	0					
4	1	0	0	0	11					
4	0	11	0	0	2.					
. 4	1	-1	0	0	3					
*	0	0	1	0	4					
4	0	0	0	1	8					
+	1	0	0	1	9					
1	0	1	0	.1	10					
. 4	1.	1.	, 0	V. I.	11					
*	0	0	1	1.	12.					
+	0	0	0	0	0					

Truth Table.

The QD will toggle the output when Qc is changing from 1+0 (. Qc is given as a clock to Qo flipflop).

the war that he was the

- Stran Private Private

At value (8), &c changes from 1 to which makes & to 1.


At value (12), &c changes from 1 to which makes & to 0.

Here, the decade counter doesn't have proper value like 0000, 0001, 0010, -- - - 10111, 1000, 1001, 000 bcoz the decade counter is constructed wing both synchronous & Asynchronous. Counter woncept.

The only identification of decade counter is that, at every difference of 10 clocks, the values will be same.

Presettable counters.

Presettable counter is a counter in which the user will assign the value to the counter then the counter will work normally as up or down counter as design.




Many Synchronous counters available as Ic's are designed to be presettable. This means that they can be preset to any desired value.

In the diagram, the J, K and Clk inputs are wired as a synchronous up-counter. The asynchronous preset & clear inputs are used to perform asynchronous presetting.

The counter is loaded by applying the desired binary number to the inputs of Pz, P, & Po and a low pulse is applied to the parallel load input.

If the inputs at PL=0 makes the output of the inverter to 1 . & assigns P2=1, P,=0, Po=1.



DIGITAL CLOCK-

A very interesting application of counters & devoling gates arised in the design of a digital clock. Suppose that we want to conduct an ordinary clock which will display hours, minutes & seconds. The power supply for this system is usually 60 Hz, 120 Vac commercial power.

In order to obtain pulses occurring at a rak of one second each, it is necessary to divide the 60 th power supply by value 60. If the resulting waveform is again divided by 60, a one per minute waveform is the result. Dividing this signal again by 60 then provides one per hour waveform. This is the basic idea to be used in forming a digital clock.

· A block diagram is showing the working of digital clock.




Fig: Digital clock Block Diagram.

The first divide - by - 60 counter simply divides 60 th power signal to 1 th square wave. The 2nd divide - by - 60. counter changes state one each second & has discrete 60 states. It can therefore be used to display seconds & hence reffered as seconds counter.

The 3rd divide-by-60 changes state one each minute & has 60 discrete states. It can be used to display minutes & hence referred as minute counter.

The last counter changes state one each 60 minutes. Conce each hour). If it is a divide by -12 counter, it will have 12 states that can be decoded to provide signals to display the correct hour. This is referred as hours counter.

The transfer of the property o




Fig: Digital Clock.

with the help of a neat block diagram, truth table and timing diagram, explain the working of a Mod-16 Ripple counter constructed using Positive edge triggered IK fupflops.




FIG: LOGIC DIAGRAM OF MOD-16 RIPPLE COUNTER.




Fig: Timing Diagram of a Mod-16 Ripple Counter.

the table of a state of the sta

admire and haloured the

interest the following

I would not estimate a court to me

+ve clock Transitions	Q_D	Qς	ଓଡ	QA			State or	count
	_ 0_	_0_	o_	_0	n A	ti.r		2
0	1	1	1	1			15	
1	1	1	1	0			14	A COLOR
2	1	1	0	1		-	13	
3	1	1	0	0	1	v	12	L
4	1	0	1	. 1			.11	
L.	1	0	1	0		4	10	
Second Arrange	317	0	0	1	age.	2001	. 9	
7	1	0	0	0		2300	8	
8	0	1	1	1			7	
Car q	_ 0	1	1	0	4	1	6	2
10	.0	Ţ	0	1			5	-
11	0	10	0	0	Ť	Ť	1 4	
12	0	0	1	1		1	1 4	3538
13	0	0	1	0			2	
14	0	0	0	1			1	1 157
15	0	0	0	0			0	1
0	1		1	1		40	15	
1		1	1	0		-	14	V. 703

Truth Table for Mod-16 Ripple Counter.

Asynchronous / Ripple Counter is simple & straight forward in its operation, and the construction requires a minimum H/w equipments.

The major disadvantage of Asynchronous Counter is its speed. Since each fupflop is triggered by the previous fupflop, the counter has a cumulative settling time.

A binary ripple counter can be constructed wing clocked JK flipflops. The figure above shows 4 positive edge triggered JK flipflops connected in cascade.

The system clock which is a square come drives the flipflop A

The output of A drives B, the output of B drives c and the output of C drives D. All the I and K inputs are tied to VCC. This means that each flipflop will change state (TOGGLE) with a positive transition at its clock input.

when the output of the furflop is used as a clock input for the next fur flop, we call the counter as Ripple Counter.

The Aflipflop must change state before it can trigger the B flipflop, and B flipflop has to change state before it can trigger the c flipflop.

The output of each flip flop has to change from (0 -1) only

then the next fup flop changes the output state.

Here each and every flipflop is assiting for the previous flipflop's output. Because of this, the overall propagation delay of the counter is the sum of individual delays of the flipflops.

for instance, if each flipflop in this 4 flipflops counter has a propagation delay time of 1000, then the overall propagation delay time for the counter is 4000.

Each time there is a positive transition in the clock, the fupflop BA will change the state. This is indicated by a small arrow in the timeline.

Since of acts as a clock for on, each time the waveform at of goes from low to high, the output of the flipflop be will toggle.

Since go as acts as a clock for gc, each time the waveform at go goes from low to high, the output of the-flipflop c will toggle.


Since of acts as a clock for op, each time the waveform at oc goes from low to high, the output of the fupflop D will toggle.

() ×) ×) × / ×


Design a counter for the sequence $0 \rightarrow 4 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 0 \rightarrow 4$ using SR flip-flop.

Pr	eoent .	State	1 ~	Next State.		Excito	ation To	
_gc	90	QA	Qc+1	9001	QAHI	Sc Rc	50 RB	SA RA
0	0	0	1 -	0	0	0 1	× o	×o
1	0	0	0	0	1	10	× °	0 1
0	0	1	0	1	0	x o	0 1	10
0	1	0	1	1	0	0 1	0 ×	x o
1	1	0	0,-	0	0	1.0	1 0	X O
							-	

For SA




For RA .




e


For SB




For RB.




For Sc



For Rc





Counter Design for the sequence 0+4+1+2+6+0+4

Differentiate b/w Asynchronous and Synchronous

Asynchronous counters


Synchronous counters.

- i> In this type of counter the flipflops are connected in such a way that the o/p of first flipflop drives the clock for the next flipflop.
- ii> All the flipflops are not clocked simultaneously.
- ili) Logic Circuit is very simple even for more number of states.
- iv) Main drawback of these counters is their low speed, as the clock is propagated through number of furpflops before it reaches the last furpflop.

- is no connection between the op of the first flipflop and the clock input of the next flipflop.
- ii> Au the flipflops are clocked simultaneously.
- in Design involves complex logic circuit as the number of states increases
- iv) As the clock is simultaneo voly given to all the flip flops, there is no problem of propagation delay.


 Hence they are high speed counters.

Design a self correcting Mod 5 synchronous Down counter using IK fupflops. Assume 100 as the next state for all the unused states.




		eoent	restroyi	Nex	t Stat	te	54. 6	rate or	West.
	З.с	9B	SA	gc+1	8B+1	BAH	Jc Kc	JB KB	JA KA
	1	1	1 (7)	T I	0	0 (4)	× o	× 1	× 1
54	1	1	0 (6)	V Cas I	. 0	0 (4)	× o	× 1	o ×
331	1	0	Z (5)	CO. 1	0	0 (4)	× o	o x	× 1
	1	0	0 (4)	3 11 0 11	I	1 (3)	× 1	1 ×	1×
	0	1	1 (3)	0	1	0 (2)	0 ×	× o	× 1
	0	1	0 (2)	1411110115	0	1 (1)	o ×	× 1	1 ×
	0	0	1(1)	000	0	o (a)	0 ×	o ×	XI
10	0	0	0 (0)	I	0	10(4)	1 ×	0 ×	o×


For JA



JA = 909c + 909c

For Ko






Design a Synchronous Mod-6 counter using a JK flipflop

Pre	pent s	State	Nex	t Stat	e	1		1
·Sc	90	QA	Qc+1	QB+1	BAHI	JčKc	JB KB	JA KA
0	0	0	. 0	0	1	o ×	o ×	1 ×
0	0	1	0	1	0	o×	1 ×	× 1
0	1	0	0	1	1	o ×	× o	1 ×
0	1	1	1	0	0	1 ×	× 1	× 1
1	0	0	1	0	1	× o	o ×	1 ×
1	0	1	0	0	0.	× 1	o ×	× 1
	- 1	A. U.				1 1	1 4	
C-	_					11/2	13) - 11 -	į.


for JA

OC T	00	01	11	10
0	1	×	×	1
1	1	×	×	×

For JB




For Jc



Jc = 808A

FOY KA



FOY KB


969A

00 01 11 10

1 × × × ×


KB = 8A

00	BQA DD	01	11	10
0	×	X	X	×
1	0	1	×	×




Design a Synchronous Mod-3 counter with the following binary sequence using clocked JK flipflops con counter sequence 0,1,2,0,1,2.

Present State			Ne	xt State	JA	KA	TO KB
BB	18A	-	800	1 gati			
0	0		0	50 I	- 1	×	0 ×
0	1	1.	1.	(0	×	1 .	, ×
1	0	1	0	00.0	0	×	× I





8B


Design a self correcting mod-5 counter using JK flip flops and all the unused stakes must lead to the state . OA GO OC = 000.




Present State			Next State			Excitation Table.		
·gc	93	BA	13c+1	QBH	SAH	Jo Ke	JB KB	JA KA
0	0	0	0	0	I,	o ×	o ×	1 ×
0	0	1	0	i.	O	0 ×	1 ×	×I
0	1.,	0	0		-1-	o ×	×O	1 ×
0	1	1 10)	0	0	ı ×	× 1	× 1
1	0	0	0"	0	110	×I	10 X	(O X
1.0	0	9 A	0	0	0	× 1	o x	× I
Y	1 1	OX	0	0	0	×I	×I	o ×
110	1	1 .	0	0	0	× 1	×I	× I
					- 14	1	1 3	









Design and Explain the working of a Asynchronous decade counter with a suitable circuit diagram.

ASYNCHRONOUS DECADE COUNTER-

The binory counter has the maximum no of states equal to 2", where n is the no of flipflops in the counter.

Counters can also be designed to have a no. of states in their new sequence that is less than 2n.

In Decade counters, the oequence is trancated upto 10 states, 0000 (o indecimal) through 1001 (9 in decimal).

The truncation in the count sequence is achieved by resetting the counter at a particular count instead of going through all of its normal states.

In case of Asynchronous Decade counter, the counter is reset back to 0000 state after the 1001 state.

The resetting of the counter is done with the help of reset inputs of each flipflop. These inputs are activated when the desired state is reached.

In the below decade country, reset input is activated using NAND gates when the 1010 state is reached.




Fig: Timing Diagram of Asynchronous Decade Counter.

Count	8D	Qc.	90 0	3 * *		· Constitution	
0	0 311	0	0 110	o serie	· Par	Trus si	
2 . 3	0 (0)	10	1 6	x stop	יותפ מבי		
4 5		1040	120		Truth Decad	Table of Asy.	nchronow
65		1 -	1979				
7	0	1	1 1				1
8	1	0	0 0				200
9	1	0	0 1				- 6-5-6