
MODULE - 2. CHAPTER - 1 DATA PROCESSING CIRCUITS.


MULTIPLEXERS -


Multiplexer is a circuit with many inputs but only one output. By applying control signals, we can steer any input to the output. Thus, its also called a data selector and the control inputs are termed as select inputs.

The figure below illustrates the general idea. (figa).

The circuit has n input signals, m control signals and 1 output signal. Note that, m control signals can select at the most 2^m input signals thus, $n \leq 2^m$.







figcc)

fig(a) Multiplexer block diagram
fig(b) 4-to-1 multiplexer truth table.
fig(c) Its logic elecuit.

The circuit diagram of a 4-to-1 multiplexer is shown in figce), and its truth table in figCo).

Depending on the inputs A, B one of the four inputs Do to D3 is steered to the output Y.

The Logic egn of this 4-to-1 mux will give a SOP representation each AND gate generating a product term, which finally ore summed by OR gate.

Thuo,

If A=0, B=0.

Y = A'B' Do + A'B D, + AB'D2 + ABD3

Y = 0'0'Do + 0'0D, + 00'D2 + 00D3

Y= 1.1 Do + 1.0 D1 + 0.1 D2 + 0.0 D3

In other words, for AB =00, the first AND gate to which Do is connected remains active & equal to Do and all other AND gates are machine with output held at logic 0.

Thus, multiplexer output Y is same as Do.

if Do=0, y=0 and if Do=1, y=1.

Similarly, for AB = 01, the second AND gate will be active and all other AND gates remain inactive.


Thus Y = DI . Following the same procedure we can complete the truth table of Fig(b).

16-to-1 Multiplexes.

The figure below shows a 16-to-1 multiplexer. The input bits are labeled Do to Dis only one of these is transmitted to the output. But which one depends on the value of ABCD, the control input for eg, when

ABCD = 0000 the upper AND gate is enabled while all other AND gates are disabled Therefore, data bit Do is transmitted to the output, giving

If Do is low, Y is low; if Do is high, Y is also high. The point is that Y depends only on the value of Do. If the control nibble is all gates are disabled except the bottom AND gate. In this case Dis 10 the only bit transmitted to the output and \$45 Y=D15.



As you can see, the control nibble determines which of the input data bit is transmitted to the output.

Thus we can write the output as,

Y = A'B'C'D'-Do+ A'B'C'D-DI+ A'B'C D'-D2+ - - - + ABCD'-D14 + ABCD-D15

The 74150

Try to visualize the 16-input OR gate of the above fig changed to a NOR gate what effect does this have on the operation of the circuit? All that happens is we get the complement of the selected data bit rather than the data bit itself. for eg, when ABCD = DIII, the output is

This is the boolean egn for a typical transistor-transistor logic (TTL) multiplexer boog it has an inverter on the output that produces the complement of the selected data bit.

The 74150 is a 16-to-1 TTL multiplexer with the pin alagram Shown below. Pins 1 to 8 and 16 to 23 are for the input data bits Do to Dis Pins 11, 13, 14, 15 are for the control bits ABCD. Pin 10 is the output; and it equals the complement of the selected data bit . Pin 9 is for the STROBE, an input signal that disables or enables the multiplexer.

A low strobe enables the multiplexer, so that output y equals the

complement of the input data bit.

Y= Dn where n is the decimal equivalent of ABCI on the other hand, a high strope disables the multiplexer & forces the output into the nigh state. with a high strobe, the value of


ABCD	doesnt	matter.
------	--------	---------

D7 [1	1	24 VCC
D6 2		23 DS
D5 3		22 D9
D4 4		21 DIO
D3 5	HAIFO	20 DII
D2 6	74150	19 D12
D1 7		18 Di3
20 [8		17 D14
STROBE 9		16 D15
y [10]		15 D
		14 C
A [11		13 3
GND 12		

Strobe	A	B	- C	D	Y
HTTTTTTTTTTTT	X H H H H H H H A A A A A A A A A A A A	XHHHHYYYYYY	T T H H Y Y H H Y Y H H Y Y	XHYHYHYHYHYHY	からからからからからなられるからがり

Truth Table.

A	3	C	\mathcal{D}	Y
0	0	0	0	1
	0	0	1	0
0 0 0 0 0 0 0	0	1	0	1
0	0	1		1
0	1	0	0	1
Ò	1	0	1	1
0	1	1	0	0 0
0	Y	1	1	
1	0	0	0	1
1	0	0	1	1
1	0	ı	0	1
1	0	1	0	1
1	1	0	0	1
1	Ĩ	0	0	1
E	1	1	0	0
Î.	1	1	1	1



The fig is the multiplexer design soln.

conen ABCD = 0000, Do is the selected input in the fig - Since Do is Low, 4 is high. wnen ABCD = 0001, D, is

selected. Since Dis high, 4 13 LOW


and so on

Universal Logic Circuit -

multiplexer is sometimes called as universal logic circuit box a 2^n -to-1 multiplexer can be used as a design outn for any n variable truth table.

* Implement the following eqn using a 8:1 mux. F(A,B,C,D) = \(\Sigma (0,2,3,4,5,8,9,10,11,12,13,15) \)


A	B	С	\mathcal{D}	4
0	0	0	0	$\overline{D} = D_0$
0	0	0	_1_	0 0 0
0	0	t	0	1111
0	0	_ 1	1	1 = D,
0	1	0	0	111-
0	1	0	1	1=D2
0		1	0	070=73
0	U	1	1	0 0 = D3
1	0	0	0	17 1=D4
1	0	0	1	1] 1 24
1	0	1	0	17 1=25
1	0	-1	1	1 1 - 15
1	1	0	0	17 1 = DE
1	1	0	1	11
1	1	1 -	0	01
1	1	1	1	0] D = D7



* Implement the following eqn using a 8:1 mux

$$f(A,B,C,D) = \Sigma m(1,3,5,6,7,9,10,13,15)$$

A	B	C	\mathcal{D}	4
0	0	0	0	07
0	0	0	1	D=D0
0	0	1	0	07
0	0	1	- 1	$D = D_i$
0	1	0	0	072
0	1	0	1	$\begin{bmatrix} 1 \end{bmatrix} D = D_2$
0	1	1	0	17.
0	- 1	1	1	$I = D_3$
1	0	0	0	07
1	0	0	1	1 D=24
1	D	1	0	175-5
- 1	0	1	1	0 D=D5
1	1	0	0	07-
1	1	0	1	D = Dc
1	1	1	0	01
1	1	1	1	$D = D_{7}$



(7)


Sometimes we want to select one of the two input a nibbles. In this case, we can use a nibble multiplexer like the one


The input nibble on the left is ABAZAIAO and the one on the

The control signal labeled select determines which input nibble is transmitted to the output. when SELECT is Low, the four NAND gates on the left are activated; therefore,

43424, 40 = A3A2A1A0

when select is high, the four NAND gates on the right are 43424,40 = B3B2B,B0. active, and





PIN DIAGRAM of 74157

PROBLEMS-

O Show how 4-to-1 multiplexer can be obtained using only 2-to-1 multiplexer.


Logic egn of 2-to-1 multiplexer:

$$Y = A'DO + ADI$$

Logic eqn of 4-to-1 multiplexer:


Y = A'B'DO + A'BD, + AB'D2 + ABD3.

can be reconflicted as Y = A'(B'. Do + BDi) + A(B'-D2+BD3).



2) Realize Y=A'B+B'C'+ABC using an 3-to-1 multiplexer.


Comparing this with the egn of 8 to 1 multiplexer,



3 Show how 8-to-I multiplexer can be obtained using only 2-to-1 multiplexer.

Logic eqn of 8-to-1 mux: Y = A'B'C'Do + A'B'C D, + A'BC'D2 + A'BCD3 + AB'C'D4 + AB'C D5 + ABC'D6 + ABCD4.

 $Y = A'(B'C'D_0 + B'CD_1 + BC'D_2 + BCD_3) + A(B'C'D_4 + B'CD_5 + BC'D_6 + BCD_7)$ + BCD_7) $Y = A'(B'(C'D_0 + CD_1) + B(C'D_2 + CD_3)) + A'(B'(C'D_4 + CD_5) +$




4 to 1 multiplexer and 2:1 multiplexer.

Logic egn of 8 to 1 mux-

Y= A'B'C'D0 + A'B'CD, + A'BC'D2+ A'BCD3 + AB'C'D4 + AB'CD5 + ABC'D6 + ABCD7.

Y= A'(B'C'Do+B'CD1+BC'D2+BCD3)+A(B'C'D4+B'CD5+BC'D6+BCD7)



ASSIGNMENT -

→ Design 16-to-1 mux using only 2 to 1 mux.


→ Design 16-to-1 mux using 4 to 1 mux and 2 to 1 mux.

→ Design 16-to-1 mux using 8 to 1 mux and 2 to 1 mux.

→ Design 32-to-1 mux using 8 to 1 mux and 4 to 1 mux.

1

Demultiplex. means one into many. A demultiplexer is a logic circuit with one input and many outputs. By applying the control signals, we can steer the input signal to one of the output lines. The figure below illustrates the general idea. The circuit has one input signal, m control or select signals and n output signals where $n \leqslant 2^m$.



(a) Demultiplexer Block
Diagram

1	B		\mathcal{D}	
8	6	8		ĀĒ.D
				ĀBD
	-			
\dagger		-		AB-D
-	-			ABD

(b) Logic Circuit of 1-to-4 demultiplexer

D	A	B	output	(b) Logic
D	0	0	40 = D	d
D	0	1	Y,=D	_
\mathcal{D}	- 1	0	42=D (c) Truth	Table of 1-to-
D	1	1	43=D. Den	nultiplexer.

1-to-4 Demultiplexer-

The above figure (b) shows the & circuit diagram of a 1-to-4 demultiplexer, that consists of single input D (data input) and two select inputs A and B and four outputs from 40 to 43. from the table, the output logic can be expressed as min terms which is given below,

$$Y_0 = \overline{A}\overline{B} \cdot D$$

 $Y_1 = \overline{A}B \cdot D$
 $Y_2 = \overline{A}\overline{B} \cdot D$
 $Y_3 = \overline{A}B \cdot D$

from the above Boolean expression, a 1-to-4 demultiplexer can be implemented by using four 3-input AND gates and two NOT gates, as shown in the above figure (b).

The two select lines enable the particular gate at a time. So, depending upon the combination of the select inputs, input data is passed through the selected gate to the associated output.

1 to 16 Demultiplexer

The figure below shows a 1-to-16 Demultiplexer. The input bit is labeled D. This data bit (D) is transmitted to the data bit of the output lines.

To which output line is the data bit transmitted from depends

on the value of ABCD, the control inputs.

conen ABCD = 0000, the upper AND gate is enabled, confle all

other AND gates are disabled.

Therefore, the data bit D is transmitted only to the 40 output, giving 40 = D. If Dis Low, 40 is also Low. If Dishigh, 40 is high. All the other outputs are in the low state.

If the control nibble is changed to ABCD = 1111, all the AND gates are disabled except the bottom AND gate. Then, D is transmitted

only to the 415 output, and 415 = D.





fig: 1-to-16 Demultiplexer.

PROBLEM -



* Show how two 1-to 16 demultiplexers can be connected to get a 1-to-32 demultiplexer.

Soln:



1-of-16 DECODER.

A decoder is similar to a demultiplexer, with one exception there is no data input. The only inputs are the control bits ABCD, which are shown in the fig below.

This logic circuit is called a 1-of-16 decoder book only 1 of the


16 output lines are high.

for example, when ABCD to 0001, only the Y, AND gate has seed the output high if ABCD changes to 0100, the output is generated

through 44.

If you check the other ABCD possibilities (0000 to 1111), you will find that the subscript of the high output always equals the decimal equivalent of ABCD. For this reason, the circuit is also known as a binary-to-decimal decoder.

Because it has 4 input lines and 16 output lines, the circuit is also known as a 4-line to 16-line decoder.




PROBLEMS-



Description of the following a 3-to-8 decoder and multi-input orgates, the following Boolean expressions can be realized simultaneously.

Soln-




2) Implement a full Adder using. 3-to-8 Decoder.

Soln:

A	В	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	4	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table of a full Adder.

Sum = ABC+ABC+ABC+ABC. Carry = ABC+ABC+ABC+ABC.



BCD - to - Decimal Decoders.

BCD is an abbreviation for "Binory coded Decimal".

The BCD code expresses each digit in a decimal number by its nibble equivalent.

for eg, decimal number 429 is changed to its BCD form as follows:




To anyone using the BCD code, 0100 0010 1001 is equivalent to 429. As another example, here is how to convert the decimal number 8963 to its BCD form.



Some early computers processed BCD numbers. This means that the decimal numbers were changed into BCD numbers, which the computer then added, subtracted sets.

The final answer was converted from BCD back to decimal numbers. The BCD digits are from ocooto 1001 All combinations above this cannot exist in BCD code because the highest decimal digit being coded is 9.



1-of-10 Decoder.

The above circuit is called a 1-of-10 decoder because only 1 out of the 10 output lines is high.

for eg, when ABCD is only only the 43 AND gate has all high inputs; therefore, only the 43 output is high.

If ABCD changes to 1000, only the 48 AND gate has all high inputs; as a result, only the 48 output goes high.

If you check the other ABCD possibilities. (0000 to 1001), you will find that the subscript of the high output always equals the decimal equivalent of the input BCD digit for this reason, the circuit is also called a BCD-to-Decimal Converter.

SEVEN - SEGMENT DECODERS -

A LED emits radiation when forward biased. The fig (a) shows a seven segment indicator; ie seven LED's labelled 'a' through 'g'. By forward biasing different LED's we can display


the digits o through 9.

for instance, to display a o, we need to light up the segments a, b, c, d, e and f.


To light up 5, we need the segments a, c, d, f and g.

To age to some of the segment
$$|c| = |c| = |c|$$

Seven segment indicators may be the common anode type where all anodes are connected togeather or common. cathode type, where all cathodes are connected togeather. withe common anode type, you have to connect a current limiting resistor between each LED and ground. The common cathode type uses a current limiting resistor blue each LED & +VCC



common Anode Type.



Common Cathode Type.

ENCODERS -

An encoder converts an active input signal into a coded output signal. There are n input lines, only one of which is active. Internal wogic within the encoder converts this active input to a wided of binary output with m bits.

Decimal - to - BCD Encoder.

The figch) shows a common type of encoder - the decimal to BCD encoder. The switches are push button switches whe those of a pocket calculator when the button 3 is pressed, the C and D or gates have high inputs; there fore, the output is

ABCD = OOII.


If button 5 is pressed, the output becomes

cohen switch q is pressed,

ABCD = 1001.

inputs:

Encoder



moutputs

Decimal - to - BCD Encoder.




The exclusive of gate has a high output only when an odd number of inputs is high.


The figure below shows how to build an exclusive OR gate. The upper AND gate forms the product Ars, while the Lower one produces ATS Therefore, the output of the OR gate is,

Y= AB + AB

Here to what happens for different inputs. when A and B are low, both AND gates have low outputs; therefore, the final output 4 is Low. If A is Low, and B is high, the upper AND gate has a high output, so the OR gate has high output. Likewise, a high A and a Low B results in a final output that is high. If both the inputs are high, both the AND gates have low outputs, and the final output is low.

The output of an exclusive OR gate is high when either A or B is high, but not cohen both are high.





Logic Symbol for Excusive of gate.

A	В	- y
0	0	0
0	1	1
1	0	1
,	1	0

Exclusive - OR Truth Table


Four Inputs.

The fig below shows a pair of exclusive - OR gates driving an exclusive - OR gate. If all inputs CA to D) are Low, the input gates have low outputs, so the final gate has a low output.

If A to C are low and Dis high, the upper gate has low output, the Lower gak has a high output, & the output gate has a high output.

If we continue analyzing the arcuit operation for the remaining input possibilities, we get the below table.

Here is an important property of this truth table. Each ABCD input with an odd number of 1's produces an output 1.




four Input exclusive OR gate.

Comment	· A	B	C	D	4
Even	0	0	0	0	0
odd	0	0	0	1	1
cold	0	0	1	0	1
even	0	0	1	1	0
odd	0	1	0	0	1
Even	0	1	0	1	1 6
Even	0	I	1	0	0
odd	0	1	1	I	1
odd	1	0	0	0	I
Even	1	0	0	1	
Even	1	0	1	0	
odd	ユ	0	1	1	1
Even	1	1	0	0	
odd	1	1	0	1	1
Odel	1	1	1	0	1
Even.	1	1	1	1	0

4-Input Exclusive OR Gate Truth Table.


Any Number of Inputs Using 2-input exclusive OR gates as building blocks, you can produce exclusive - OR gates with any number of inputs.

The fig (a) shows a pour of exclusive-OR gates. There are 3 inputs and 1 output- If you analyze this circuit, you will find, it produces on output 1 only when the 3-bit input has an odd number of 1's.



The fig(b) shows a circuit with 6 inputs and I output. Analysis of the circuit shows that it produces an output I only when the 6-bit input has an odd number of 1'3.

In general, you can build an exclusive - OR gate with any number of inputs. Such a gate always produces an output 1 only when the n-bit input has an odd number of I'd.



PARITY GENERATORS AND CHECKERS-

Even Parity means an n-bit input has even no of 1's for instance, 110011 has an even parity because it contains odd Parity means an n-bit input has odd no of 1's. for example, 110001 has an odd parity because it contains three 1'5.


Here are two more examples,

1111 0000 1111 0011 even parity. 1111 0000 1111 0111 odd parity.

Parity Checker.

Exclusive-or gates are ideal for checking the parity of a binary number; because they produce an output I when the

input has odd number of 1's. Therefore, an even parity input to an exclusive or gate produces a low output, while an odd parity input produces a high output for eg, the fig below shows a 16 to input exclusive or gate. The exclusive or gate produces an output 1 because the input has odd parity. If the 16-bit input changes to another value, the output becomes o for even parity numbers & 1 for odd-parity numbers.



Parity Generation.

In a computer, a binary number may represent an instruction that tells the computer to add, subtract, and so on; or the binary number may represent data to be processed like a number, letter, etc. In either case, you sometimes will see an extra bit added to the original binary number to produce a new binary number with even or odd parity.

for instance, The figure below shows the 8-bit binary number.

X + X6 X5 X4 X3 X2 X1 X0.

suppose this number equals 0100 0001. Then the number has even panity, which means the Exclusive OR gate produces an output 0. Because of the inverter,

×8=1

and the final 9-bit output is 1 0100 0001. Notice that this has an odd parity.




fig: odd Parity Generation The circuit given in the above figure is called an odd Parity epenerator because it always produces a 9-bit output number with odd parity. If the 8-bit input has even parity, a 1 comes out of the inverter to produce a final output with odd parity. On the other hand, if the 8-bit input has odd parity, a o' comes out of the inverter, and the final 9-bit output again has odd parity.

Application -

What is the practical application of parity generation & checking?
Because of transients, noise, and disturbances, I bit errors
Sometimes occur when binary data is transmitted over telephone

lines or other communication paths.

one way to check for errors is to use an odd-parity generator at the transmitting end and an odd parity checker at the receiving end. If no 1-bit error occurs in transmission, the received data will have odd parity. But if one of the transmitted bits is changed by noise or any other disturbances, then the received data will have even parity.

for instance, suppose we want to send 0100 0011. With an odd parity generator, the data to be transmitted will be 0 0100 0011. This data can be sent over telephone lines to some destination if no error occurs in transmission, the odd parity checker at the receiving end will produce a high output, meaning that the received number has an odd parity.

on the other hand, if there is a one bit error during transmiss -ion, then the odd parity will checker will have a low output,

indicating that the received data is invalid.


Errors are rare to begin with when they do occur, they are voually 1-bit errors.

MAGNITUDE COMPARATOR-

Magnitude comparator is a combinational circuit capable of comparing the relative magnitude of two binary numbers. Magnitude comparator accepts two n-bit binary numbers, say $A \in \mathcal{B}$ as inputs and produces one of the outputs: $A > \mathcal{B}$, $A = \mathcal{B}$ and $A < \mathcal{B}$.

The output A>B will be high if A is greater than B; The output A=B will be high if A equals to B, and The output A<B will be high if A is lesser than B.


Magnitude Comparators are used in CPU'S & microcontrollers
The figure (a) presents the block diagram of such a comparator
, figure (b) presents the truth table when two 1-bit numbers
are compared, and its circuit diagram is shown in figure (c).



m	put	- W	output	
A	B	A>B	A = B	AKB
0	0	.0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

Fig (a) Bwck Diagram of magnitude Comparator.

Fig(b) Truth Table of 1-bit comparator.



figce) Circuit Diagram of 1-bit comparator.

The Logic egns for the outputs A>B; A=B and A <B can be written as follows:

(A>B): G= AB

(A<B): L= AB.


 $(A=B): E = \overline{AB} + \overline{AB}$ = $(\overline{AB} + \overline{AB})$ = $(\overline{G} + \overline{A})$

25

Programmable Array Logic (PAL) is a programmable array of logic gates on a single chip PAL'S are another design solution, similar to a sum of product Solution, product of sums solutions and multiplexer logic.

Programming a PAL.

For eg, the tig below shows a PAL with 4 inputs and 4 outputs.




Here is an eg. of how to program a PAL. Suppose we want to generate the following Booleon functions:

Y3 = ABCD + ABCD + ABCD + ABCD

 $42 = \bar{A}BC\bar{D} + \bar{A}BCD + ABCD$

41 = ABC + ABC + ABC + ABC

40 = ABCD.





Programmable Logic Arrays (PLA'5) are included in the more general classification of Ic's called as Programmable Logic Devites (PLD'5).

The PLA is much more versatile than the PAL, since both its AND gate array & its or-gate array are fusible linked and are programmable.

It is also more complicated to utilize since the number of fusible links are doubled.

A PLA having 3 input variables (ABC) and 3 output variables (XYZ), is illustrated in the figure below.





FIG: Sample PLA

Eight AND gates are required to decode the 8 possible input states. In this case there are 3 or gates that can be used to generate logic functions at the output.

Implement a 7-segment display using PLA.






FIG: 7 - segment Decoder Using PLA.

```
(29)
```

```
Davite a HDL verilog code to realize a 2 to 1 multiplexer.
   module mux 2 to 1 (A, Do, Di, 4);
   input A, Do, Di;
   output 4;
   assign 4= (~A&Do) | (A&D);
   end module.
                        OR
    module mux 2 to 1 (A, Do, D, 4):
    input A, Do, Di;
    output 4;
     assign 4 = A? DI: Do, /* conditional assignment */
    end module.
2) corite a verilog code to realize a 2-to-1 mux using
    Behavioral model.
     module mux 2 to 1 (A, Do, Di, Y);
     input A, Do, Di;
     output 4;
     reg Y;
      always @ (A or Do or DI)
      if (A==1) Y=D1;
      else 4 = Do;
      endmodule.
      module mux 2 to 1 (A, Do, D, Y);
      input A, Do, Di;
      output Y:
      reg Y;
       always @ (A or Do or Di)
         case (A)
            O: Y=Do;
            1: Y=D13
          endcase
      endmodule
```

```
3 Design a 4 to 1 multiplexer using conditional assign and cose
   statements
  i) Using Conditional Statements.
    module mux 4 to 1 (A, B, Do, D, D2, D3, 4);
    input A, B, Do, D1, D2, D3;
    output 4;
    assign 4= A? (B? D3: D2): (B? D1: D0);
    endmodule
 11's using case Statements.
      module mux 4 to 1 (A, B, Do, D1, D2, D3, 4);
      input A, B, Do, D, D2, P3;
      output 4;
      reg Y;
       always @ (A or B or Door Dior Dor D3)
       case ( {A,B})
         0: 4 = Do;
```

1: 4= D1;

2: 4=D2;

3: 4=D3;

end module.

end case