MODULE - 3 FLIP FLOPS

CLOCK WAVEFORMS -

* A clock is frequently used as a basis for timing all operation in a digital system

→ The electronic circuit used to generate this square wave is referred to as "System Clock".




Figure: System Clock

The square wave shown in fig (a) below is a typical clock waveform used in a digital system.

-> It should be noted that the clock need not be perfectly symmetrical waveform as shown.

→ It could simply be a series of positive (or negative) pulses as shown in the fig (b) below.

* But the main requirement is that the clock must be perfectly periodic, steady & stable.

→ Notice that each signal in the figure defines a basic timing interval during which waic operations must be performed.

This basic timing interval is defined as "CLOCK CYCLE TIME."

E its equal to one period of the clock wave form.





FIGURE: Ideal Clock waveforms.


FLIP FLOPS -

- →until now we have been seeing circuits which are called at Combinational Circuits
 - * A combinational circuit is defined as a circuit where the outputs are influenced only with the present inputs.
- → on the other hand, we have another class of circuits called as Sequential Circuits.
 - * A sequential circuit is defined as a circuit where the outputs depend on the present input as well as on the past behaviour of the circuit.

Combinational Circuit Model



Sequential circuit Model.



Difference between a combinational and sequential cercuit

COMBINATIONAL CIRCUITS

SEQUENTIAL CIRCUITS.

- * In combinational circuits, the output variables are at all times dependent on the combination of input variables.
- * In Sequential circuits, the autput variables are not only dependent upon the present input variables but they are also dependent upon the past history of these input variables
- * Memory unit is not required in combinational circuits.
- * Memory unit is required to store the past history of input variables in sequential circuits.
- * combinational circuits are faster in speed, because the delay between the input & output is due to propagation delay of gates.
- * Sequential Circuits are slower than the compinational circuits.
- * Combinational Circuits are easy to design.
- * Sequential arcuits are comparitively harder to design
- * Example : Parallel Adder
- * Example : Serial Adder.
- -> The outputs of the digital circuits considered previously are dependent entirely on their inputs.

That is, if an input changes state, then the output may

- also change state.
- ightarrow However, there are requirements for a digital circuits whose output will remain unchanged once set ; even if there is a change in the input levels:

Such a device could be used to store a binary no.

A furflop is one such circuit, & the characteristics of the most common types of flipflops used in digital systems are considered in this chapter.

Any device (or) circuit that has two stable states is said to be "Bistable"

Example

1 Toggle Switch -

It is either up condown, depending on the position of the switch.

* The switch is said to have a 'memory'. Since it will remain as set until someone changes its position.




Fig: Toggle Switch.

2) flip-flop-

It is also a bistable electronic circuit that has two stable states ie, output is 'o' (or) '+5 Vdc'.

- * The flip flop also has memory since its output will remain set until something is done to change its state.
- * As such flip flops can be regarded as a memory Device.
- * The fup fup is often called as Latch, since it will hold or latch to either of the two stable states.








Fig: Flip Flops.

BASIC IDEA.

one of the easiest way to construct a flip flop is to connect two inverters in series as shown below.





(b) input connected to GND.

(C) input connected to supply

NOR Gate Latch -

The basic Storage element is a "LATCH" and it is a very simple circuit.




FIG: Circuit diagram of a NOR-Gate Laten

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NOR Gate Truth Table.

Case 1
$$S=1$$
, $R=0$ $Q=1$, $\overline{Q}=0$

$$S=0$$
, $R=0$ $Q=1$, $\overline{Q}=0$

$$Ease 2 S=0$$
, $R=1$ $Q=0$, $\overline{Q}=1$

$$S=0$$
, $R=0$ $Q=0$, $\overline{Q}=1$

$$S=0$$
, $R=1$ $Q=0$, $\overline{Q}=1$

$$S=0$$
, $R=1$ $Q=0$, $\overline{Q}=0$

$$S=0$$
, $R=1$ $Q=0$, $\overline{Q}=0$

$$S=0$$
, $R=1$ $Q=0$, $\overline{Q}=0$

In the above NOR Gate Latch Circuit, one of the inputs for the 2 NOR Gates are R and 3 respectively.

The other two inputs are fed back from the outputs of those gates. Hence a feedback is been introduced here. Memory is feeding back, ie; putting the values back into the system.

The feedback is built, hence it should act as a Latch to store a bit either '0' or '1'.

The outputs are called as & and &, that means that & and & are always complementing.

CASE I: Let S=I and R=0.

Since the previous outputs of 8 and \$ are not known, irrespective of the previous outputs, when we introduce an input of S=I and R=0.

since we know that when one of the input to the NOR gate is I the output is 0.

Hence the moment 3=1, the output $\overline{\mathbb{Q}}=0$. Then R=0and \$= 0 will make \$q=1.

CASE 1: 5=0 and R=0.

when 5=0 and R=0, by feeding the previous outputs to the NOR gates; the outputs of the next state for of will continue to remain 1 and that of & will continue to be o.

Even though I made S=I and R=0 earlier to make g=I and g=0, when I remove s and made 5=0, R=0 already we can see the effect of the previous output

CASE 2: Let S=0 and R=1.

The moment I make R=1, the output g=0, and then S=0 and Q=0 will make Q=I.

Now I am going to make S=0 and R=0, so the outputs & will continue to be a and & will continue to be 1.

Even though I made 5=0 and R=I earlier to make Q=0 and $\bar{q}=I$, when I remove R and make 5=0 and R=0. again we can see the effect of the previous output.

CASE 3: Let S=1 and R=1.

Now we shall see the final combination ie; S=1 and R=1 So the outputs of will become 0, Since one input to the NOR gate is 1 and the output \overline{Q} we also become 0, Since the input S=1.

So here the complement condition of g and of is being violated.

furthermore, when S=0 and R=0 conat happens? The outputs of g and \overline{g} becomes unpredictable.

ie;
$$S=1$$
, $R=1$, $Q=0$, $\bar{Q}=0$
 $S=0$, $R=0$ outputs unpredictable.

when 3-0 and R=0, the outputs depend on conschever gate I start first to analyze.


in reality, we cannot have two gates conich are identical in terms of delay.

Hence, due to this time delay; whichever gate is faster that gate gets the output as I. and the other gates gets the output as 0.

Such dependencies make the job of the designer very difficult.

That is why, R=1 and S=1 condition is forbidden (OR) UNRELIABLE.

The above figure is called a SR Latch.



9


* Clocked RS Flip Plops.

The figure below shows the logic diagram of a SR/RS flipflop. It is similar to the RS latch, except that we need to provide one more input (ie; CLOCK) to that latch. The clock input cannot be provided directly, so the addition of two AND gates at the RS inputs along with the clock will result in a FLIP FLOP that can be enabled (or) disabled.


- * when the ENABLE input is low, the AND gate outputs must both be low and changes in neither R nor 3 will have no effect on the flipflop output Q.
- * when the ENABLE input is High, the information at R & S inputs will be transmitted directly to the outputs.

→ The output will change in response to the input changes as long as the ENABLE is high.

when the ENABLE input goes LOW, the output will vetain the information that was present on the input. In this way it is possible to STROBE CON CLOCK the fup flop in order to store the information at any time.




(a) Logic Diagram of clocked RS Flipflop.




(b) Logic Symbol
of clocked
Ro Flipflop

EN	5	R	gn+1	Action.
0	×	×	gn	No change
1	0	0	08n	No change
1	0	1	0	RESET
1	1	0	1	SET
1	I	1	?	FORBIDDEN

(C) characteristic Table of Clocked R5 Fup Flop.




(d) Realization of clocked RS flipflop using NOR.




Generation of 2 signals to drive a flipflop is a disadvantage in many applications. Furthermore, the forbidden condition of both R & 5 high may occur inadvertently. This has led to the D flipflop, a circuit that needs only single data input.

The figure below shows a simple coay to build a D flipflop.

This flipflop is disabled when EN is low, but is transparent when EN is high. The action of this circuit is straight forward.



(a) Logic Diagram of clocked D-fupflop.



EN	D	gn+1	Action.
0	×	Qn.	Nochange
1	0	0	D
1	1	1	D.

(c) characteristic Table of clocked D thip flop.

- → To store the input, I give the input and enable the clock, to keep it all the same, all I have to do is to remove the clock (ie; make the clock low).
- -> The data storage is always mostly done using the D fulpflop.
- -> The fig (a) shows a simple coay to build a D furpflop.

 This furpflop is disabled when EN is low, but is transporent when EN is high.


- -> The action of the circuit is straight forward as follows
 - · when EN is low, both AND gates are disabled; therefore, D can change value without affecting the value of &.
 - · On the other hand, when EN is high, both AND gates are enabled.

In this case, & is forced to equal the value of D. when en again goes low, & retains or stores the last value of D.

→ The fig(6) shows the truth table for a D latch.


when EN is low, D is a don't care (x); & will remain latched in its last state.

when EN is high, & takes on the last value of D.




(d) Timing Diagram of D fupflop.





(a) Logic Diagram of Clocked Master slave JK flipflop.




- → The above circuit has two flipflops, the clock is common but one of them is fed directly and the other clock is fed through an inverter.
- \rightarrow Now the above circuit will behave exactly like a Jk flipflop, except that this output will change only once in a clock cycle for the condition S=1 and R=1.
- -> when you apply the clock, it will be high for the Master and low for the slave.

The output of the Master FF is fed as input to the Slaveff.

- Therefore, when the clock is high for this Master flipflop, this master of will change state but the feedback is not going to happen because feedback must be given by the slave flipflop. So the constantly changing & the racing condition is not going to happen.
- → constant toggling is not there, but it changes only once in a clock period.

EN	T	K	gnti	Action.	
0	×	×	(gn	laotstate	
1	0	0	- Sn	last state	(c) characteriotic
1	0	1	0	Reset	Table for
1	1	0	工	Set	Master Slave Ir
1	1	I	80	Toggle.	7.4



(d) Timing Diagram of Master Slave TK Flip Ptop.

 \rightarrow The problem that existed in the SR fulpflop for S=1 & R=1 has been eliminated using the master Slave TK flipflop.

· Racing to avoided & toggling happens only once in a clock cycle.

There is extra How involved, ie; the slave How is almost double the effort in terms of no. of gaks used.


Edge Triggered Fupflops.



* Edge Triggered RS fupflop.


- → The simple latch-type tupflops presented before are completely "transparent"; ie, the output '0, immediately follows any change of state at the input.
- The gated (07) clocked RS & D fuptiops can be considered "Semi Transparent", ie; the output 'g' will change state immediately provided that the EN input is high.
- -> If any of these furthops are used in synchronous systems, care must be taken to ensure that all the furthop inputs change state in synchronous with the clock.
 - * One coay of resolving the problem for gated fliptlop is to allow changes in the input R,3 and D. levels only when the EN is low.
- Thus the EDGE TRIGGERED FURFLOR was developed to overcome these restrictions.

POSITIVE-EDGE TRIGGERED R5-FLIP FLOP'S




CIK	S	\mathcal{R}	Bn+1	Action
1	0	0	- gn	No change
*	0	1	0	RESET
1	1	0	1	SET
1	1	1	?	ILLEGAL


(c) characteristic Table.



- → In the above fig(a), the clock is applied to a Positive Pulse forming arcuit
- → The Positive Transitions (PT's) developed are then applied to a R5-flipflop. The result is a positive edge triggered R5 ff.
- → The fig(b) shows the logic symbol. The small triangle inside the symbol indicates that & can change state only with the PT's of the clock.
- The Gach PT of the clock are applied to the AND gates. The AND gates are active only while the PT is high and thus & can change state only during this short time period in this manner " of changes state in synchronous with the PT's of the clock".
- -> Another way of expressing its behaviour is to say that the furpflop is transparent only during PT's.








	(b)	Logi	c S	ymi	bol-
--	-----	------	-----	-----	------

CIK	3	R	gn+1	Action
4	0	0	- On	No change
4	0	1	0	RESET
\checkmark	1	0	1	SET
\checkmark	1	1	?	ILLEGAL

(c) Characteristic Table.





NOTE: Give the Explanation for Hegative Edge Triggered

RS ff just the same way given for Positive Edge

Tringered RS ff.

* Edge Triggered D- Flip Flops.





(b) Logic Symbol of the Edge Triggered D Flipfup

repositive Goge	CIK	D	Bn+1
TRIGGERED D	0	×	(In cho change)
FUP FLOP 33	1	0	0
-	1	1	1


(c) Characteristic Table for the talge Triggered D-fupfup

- -> The triggering of the above arount occurs on the positive going edge of the clock; that is cony its reflered to as two edge triggering.
- → The narrow positive pulse (PT) enables the AND Gales for an instant. The effect is to activate the AND gales during the PT of the clock.

At this unique point in time D and its complement hit the fup flop inputs, torcing the output of to SET or to RESET.


- → The truth table in fic (c) summarizes the action of the positive edge triggered D flipflop.

 when the clock is low, D is a don't care and g is latched to its last state.
- -> on the leading edge of the clock (PT), designated by the uparrow, the data bit is loaded into the further & and g takes the value of D.




(d) # Timing Diagram of Positive Edge Triggered D-flip Flop.

NEGATIVE EDGE TRIGGERED D. FLIP FLOP.




CIK	D	· gn+1
0	×	ogn (No change)
- 1	0	0
T	1	1 (c) Characteristic Table.



* Edge Triggered JK Flip Flop-

POSITIVE EDGE TRIGGERED JK FLIPFLOP.



CIK	J	K	·gn+1	Action
1	0	0	- gn	Nochange
1	0	1	0	RESET
^	1	0	1	SET
1	1	1	1. gn	TOGGLE.

(c) Characteristic Table.

In the fig (a), the pulse forming box changes the clock into a series of positive pulses & thus the crowit will be sensitive to PT's of the clock. The basic circuit is identical to the Previous positive edge triggered Rs-flip flop, with two important additions:

ir The opp of is connected back to the 1/p of the lower AND gate.

il) The of \$ is connected back to the 1/p of the upper AND Gate.

This cross coupling from 0/ps to 1/ps changes R5 flip top into JK flipflop.


Here is how it works:

initial entry in the truth table of retains its last value.


if when J=0, K=1; means that the next PT of the clock resets the fupflop Cunless & is already Reset).

iii) when J=1, K=0; means that the next PT of the clock sets the flip flop (unless & is already set).


Two when J=1, K=1 means that the flip flop will toggle. [switch to the opposite state] on the next PT.



Note: Similarly for -ve thip flop Jk Edge Triggered can be asked in the exam.



- → This topic deals with the timing issues in the clocked fup fupps. I have taken a simple D fup fup (edge trigg) to illustrate this concept.
- -> tplu & tpu are propagation delay's through gates.
- TIME.
- → setup time is the "minimum time before the clock transition that the 1/p should be stable at the 1/p of the ff (too)"
- → on the same argument, Hold Time is the "minimum time for which the 1/p should be stable after the clock transition occurs for the 0/p to be guaranteed (t+)".



→ A common problem involving switches is the occurrence of CONTACT BOUNCE.


The single Pole single Throw CSPST) switch shown in fig (a) is one such example.

Eg: Switches used on the keyboard of a computer system contact bounce may cause a system to respond as though a key was depressed several times in succession.

- → when the switch is open, the voltage at point A is to Vdc when the switch is closed, the voltage at point A is ovac. Ideally, the voltage waveform at A should appear as shown in fig (b) as the switch is moved from state o to state 1 or vice versa.
- > In actuality, the waveform at point A will appear as shown in figCc) as a result of the phenomenon known as contact Bounce.
- -> As a result, cohen the arm is moved from one stable stake to another, the arm bounces, just like that of a ball which bounces when dropped on a hard surface.

-> Notice that in this particular instance, even though actual physical contact bounce occurs each time the switch is opened (or) closed, contact bounce appears in the voltage level at point 'A' only when the switch is closed.

A simple R3 Latch Debounce Circuit.



- -> The R5 latch in the above fig will remove any contact bounce due to the switch. The op (Q) is used to generate the desired switch signal.
- -> when the switch is moved to position H, R=0 and 5=1 Bouncing occurs at the 5 /p due to the switch.
- -> The furpflop sees this as a series of high & low inputs, settling with a high level.
- -> The flipflop will immediately be set with g=1 at the first high level on 's' when switch Bounces; wing contact, the 1/p signals are R=S=0 . .. the ff remains set (9=1).

 \rightarrow when the switch regains contact, R=0 & S=I this causes an attempt to again set the ff . But since the ff is already set, no changes occur at Q.

-> The result is that the ff responds to the 1st & only to the it high level at its 's 1/p, resulting in a clean' low to high signal at the opco).

 \rightarrow when the switch is moved to position 1, 5=0 $\leq R=1$, Bouncing occurs at the R 1/p due to the switch. Again the ff sees this as a series of high & low inputs It simply responds to the 1st high level & ignores the following transitions.

-> The result is a clean high-to-low signal at the ff 0/p(Q).

Various Representations of flip flops -




There are various ways a flipfup can be represented, each one suitable for certain application.

i) characteristic Egn of Fupflopo.

- -> The characteristic egn of ff's are useful in analyzing circuits made of them.
- -> Here, next o/p. &n+1 is expressed as a function of the present o/p &n & 1/p to FF's.
- -> K-map can be used to get the optimized expression & characteristic table of each ff is mapped into it.

SR Fup Fup.

S	\mathcal{R}	·gn	1 gnt
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	×
1	1	1	×




gn+1 = 5+ Rgn

characteristic Eqn of SR fupflop.

D' Flip Prop.

D	gn	8n+1
0	0	0
0	1	0
1	0	1
1	1	1



gn+1=D

characteristic Egn of D Hip Hop.

JK . Flip Flop.


J	K	·Sn	9n+1
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	I
1	0	1	1
1	1	0	1
1	1	1	0

Bn+1 = Jan + Kan

characteristic Eqn of TK flipflop.

T Fupflop-

T	80	Qn+1
0	0	0
0	1	1
1	0	1
1	1	0



characteristic Eqn of T flipflop.


flip flops characteristic Equations.

11) flip - flops as finite State Machine (FSM)



- →In a sequential logic arcuit the value of all the memory elements at a given time define the state of that circuit at that time.
- →f5M concept offers a better alternative to the characteris

 -tic table in understanding the progress of sequential logic with time.
- → In FSM, functional behaviour of a circuit is explained voing finite no of states.
- \rightarrow State Transition Diagram is a very convenient tool to describe the FSM.
- \rightarrow In the figure below all the ff's are represented as f5M through their state transition diagrams.



> Let us see how state transition diagram for SR fupfup is developed from its characteristic table cor) Characteristic equation.

-> Each ff can be either 0 cor) 1 state defined by its stored value at any given time.

- The ff. This is shown by the directional arrows of the original arrows of the corresponding 1/p is written along side.
- \rightarrow if SR ff Stores 0, then for SR = 00 .07 01 the stored value does not change. For SR = 10, ff 0/p changes to 1. Note that SR = 11 is not allowed.
- → when SR ff Stores I, application of SR = 00 (or) 10 does not change 9ts value & only when SR = 01, o/p changes to 0.
- → The state transition diagrams are developed in a similar coay for D, JK & T fupflops.

iii> flip-flop Excitation Table.

- → In synthesis (or) design problem excitation tables are very useful & its importance is analogous to that of the characteristic table in analysis problem.
- -> EXCITATION TABLE of a FF is Looking at its TRUTH TABLE in a reverse way.
- -> Here ff 1/p is presented as a dependent function of transition gn -> Qn+1
- → This is derived from the ff characteristic table (or)
 characteristic eqn; but more directly from its
 state Transition Diagram.
- -> The table below gives a summary presentation of the excitation tables of all flipflops.

gn -> gn+z	S R	JK	D	T
0 0	0 ×	o ×	0	0
0 1	10	1 ×	1	ユ
1 0	0 1	× 1	0	1
1 1	× o	× o	I	0.

HDL implementation of FLIP FLOPS -

```
input D, EN;
output Q;
aways @ (EN Or D)

if (EN) Q = D;
enamodule.
```

```
il's write the HDL code for SR Pup Flop.

module SRFF (S, R, EN, Q);

input S, R, EN;

output Q;

reg Q;

always @ CEN ON SON R)

if (EN): Q=SI (NR&Q);

endmodule.
```

enamodule

"in's corite the HDL code for positive edge triggered D furpflop.

module Dff pos (D, C, &);

input D, C;

output &;

reg &;

always @ (posedge C)

& = D;

```
iv) write the HDL code for Negative Edge Triggered
   D fup fup.
    module Dffneg (D, C, Q);
    input D, C;
    output 8;
     reg 8;
     always @ (negedge c)
          Q=D;
    endmodule
V> corête the HDL code for Positive Edge Triggered
    SR fup fup.
     module BRFF pos (5, R, C, 8);
     input 8, R, C;
     output 8;
     reg. 8;
     always @ (posedge c)
```

Q=SIC~R&Q);

endmodule