Module-1

- Explain the construction, working and characteristics of photo diode. (06 Marks)
 - With hysteresis characteristics explain the working of Schmitt trigger circuit (Inverting). b. (06 Marks)
 - With a neat circuit diagram and mathematical analysis explain voltage divider bias circuit. (08 Marks)

- Explain the working of R-2R ladder D to A converter (06 Marks)
 - (06 Marks) Explain successive approximation A to D converter. b.
 - Show how IC-555 timer can be used as an astable multivibrator. (08 Marks)

Module-2

- Find the minimum SOP and minimum POS expressions for the following function using 3 K-map. $f(A, B, C, D) = \sum_{m} (1, 3, 4, 11) + \sum_{d} (2, 7, 8, 12, 14, 15).$ (06 Marks)
 - What are the disadvantages of K-map method? How they are overcome in Quine Mccluskey method. Simplify following function using Q-M method $f(A, B, C, D) = \sum_{m} (0, 1, 2, 5, 6, 7, 8, 9, 10, 14)$ (08 Marks)
 - What is Map-Entered Variable method? Using MEV method simplify following function: $f(A, B, C, D) = \sum_{m} (2, 3, 4, 5, 13, 15) + dc(8, 9, 10, 11).$ (06 Marks)

- With the help of flow chart explain how to determine minimum sum of products using (06 Marks) Karnaugh map.
 - Using Q-M method simplify the following function

(08 Marks) $F(A, B, C, D) = \sum_{m}(2, 3, 7, 9, 11, 13) + \sum_{d}(1, 10, 15)$ (06 Marks)

With example explain Petrik's method.

Module-3

- What are hazards in digital circuits? Explain different types of hazards. (06 Marks) 5
 - Implement full subtractor using 3 to 8 decoder and NAND gates. (06 Marks)
 - c. Differentiate between PAL and PLA. Realize following functions using PLA. Give PLA table and internal connection diagram for the PLA (Use as many common terms as possible) $F_1(1, b, c, d) = \sum_m (1, 2, 4, 5, 6, 8, 10, 12, 14)$ $F_2(a, b, c, d) = \sum_m (2, 4, 6, 8, 10, 11, 12, 14, 15)$

(08 Marks)

OR

What is Multiplexer? Implement following function using 8:1 MUX 6

 $f(A, B, C, D) = \sum_{m} (1, 2, 5, 6, 9, 12)$ (08 Marks)

- Design Hexadecimal (Binary) to ASCII Code Converter using suitable ROM. Give the (06 Marks) connection diagram of ROM.
- Explain Simulation and testing of digital circuits.

(06 Marks)


11 JAN 2020

Module-4

- Explain the structure of VHDL program. Write VHDL code for 4 bit parallel adder using full adder as component.
 - Explain the working of SR latch using NOR gates. Show how SR latch can be used for switch debouncing. (07 Marks)
 - Differentiate between Latch and Flip Flop. Show how SR flipflop can be converted to D flip flop. (05 Marks)

- Derive the characteristics equations for D, T, SR and JK flipflops. 8 (08 Marks)
 - Draw the logic diagram of master slave JK flipflop using NAND gates and explain the working with suitable timing diagram. (07 Marks)
 - With example explain the syntax of conditional signal assignment statement in VHDL. (05 Marks)

- What is shift register? Explain the working of 8 bit SISO shift register using SR flip flop. 9 (06 Marks)
 - With the help of state graph, state and transition tables and timing diagram explain sequential parity checker. (06 Marks)
 - Design a random counter using T flip flops whose transition graph is shown in Fig.Q.9(c). (08 Marks)



- What is register? Explain how 4 bit register with data, load, clear and clock input is 10 constructed using D flip flops. (06 Marks)
 - With a block diagram explain the working of n-bit parallel adder with accumulator.

(06 Marks)

Differentiate between Moore and Melay machines. Analyze following Moore sequential dirguit for an input sequence of X = 01101 and draw the timing diagram. (08 Marks)




Fig.Q.10(c)

2 of 2