WMITTHE MODULE-4 REGISTERS

* REGISTERS -


The group of flup flops can be used to store a word, which is called registers.

A fup flop can store 1-bit information. So an n-bit register has a group of n-flip flops and is capable of storing any binary information / number containing n-bits

The binary information (data) in a register can be moved from stage to stage within the register or into or out the register upon the application of clock pulses. Hence they are also called as "shift Registers".


The figure below shows the symbolic represen -tation of the different types of data movement in shift register operations.

(a) Serial shift right, then out.




(b) serial shift left, then out.


Data bits



(c) Parallel shift- in



(d) Parallel Shift out.



(e) Rotate Right




FIG: Basic Data Movement in Registers.

* TYPES OF REGISTERS -

Register is simply a group of flip flops that can be used to store a binary number.


"There must be I tup-flop for each e bit in the binary no for eg; a register used to store an 8-bit binary no must have 8 flup-flops."

Naturally, the fup flops must be connected such that the binary no can be entered (shift-ed) into the register & possibly shifted out.


A group of fup flops connected to provide either or both of these functions is called a shift register.

The bits in a binary no can be moved from one place to another in either of 2 ways. The first method involves shifting the data 1 bit at a time in a serial fashion, beginning with either the MSB or the LSB. This technique is referred to as serial shifting. The second method involves shifting au the data bits simultaneously and is referred to as parallel shifting.


This reads to the construction of 4 basic register.



Parallel data 1/p'5.



Parallel In Serial Out-



1> Serial In - Serial Out (5150) Register.




FIG: 5150 Shift Right Register

Initially, register is deared. So, 93929,90=0000

a) when data 1111 is applied serially, ie; left most 1 is applied as Din,

Din = I, 93929,90=0000

The arrival of the first falling clock edge sets the left most fup flops and the stored , word becomes,

93828,80 = 1000.

- b) when the next falling dock edge hits, the Be flip flop sets and the register contents become, 03020,00 = 1100.
- c) The third failing clock edge results in, 93929,80=1110.
- d) The fourth falling clock edge gives, 83828i80 = 1111

In SISO, for wading 4 bit data, we require 4 clocks, and also at the 4th clock we will see the LSB.

At 5th dock, we will see and bit of the 1/p. At 6th dock, we will see 3rd bit of the 1/p. At 7th dock, we will see 4th bit of the yp. In brief, we require awa n+(n-1) docks to see the final bit of the 1/p, where 'n' is the At clock 0, Q = R = S = T = 0.

Clock D Q R S T

0 0 0 0 0 0


1 1 \rightarrow 1 0 0 0

2 1 \rightarrow 1 1 0 0

3 1 \rightarrow 1 1 1 0

4 1 \rightarrow 1 1 1 1 \rightarrow 1 \rightarrow 1 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 6 0 \rightarrow 0 0 1 1 \rightarrow 1 \rightarrow

fig: Shift Right Operation.




Timing Diagram of 5150 Register. 2> Serial In - Parallel Out (SIPO) Register.

A SIPO shift register is similar to the

SISO shift register.

In 5170, the data bits are entered serially as in 5150, but the data bits are taken out of each flip flop.



mithally, register is cleared, 50, 87988cgp=0000.

a) when the data is applied serially, as 1111
ie; left most 1 is applied as Din,
Din=1, BABBBCBD=0000.

The arrival of the first falling clock edge sels the left most flip flop, and the stored word becomes;

SASBSC SD = 1000.

- b) when the next failing clock edge hits, the BB. furp flop sets and the register contents become, BABBBCBD = 1100.
- C) The third falling clock edge results in, SASB Sc SD = 1110.
- d) The fourth falling clock edge gives, 8A 8B 8c 8D = 1111

Here at clock 4, we are seeing the applied Up at D.

In SIPO, we need \underline{n} clocks to see the n-bit data at the o/p.

iez we need 4 docks to see 4-bit data at the op-

FIG: Snift operation.

3> Parallel In - Parallel Out (PIPO) Register.

for PiPo shift Registers, all data bits appear on the parallel o/p's immediately following the simultaneous entry of the data bits.

The following circuit is a 4-bit PIPO shift register constructed by D fupflop's.




FIG: PIPO Shift- Register.

At first, all the O/p's are reset to 'o'.
At clock 'o',

BA = BB = Bc = BD = 0000.

Assign values $D_i=1$, $D_2=1$, $D_3=1$, $D_4=1$ At work 1,

 $g_A = I$ $g_B = I$ $g_C = I$ $g_D = I$.

Clock D, D2 D3 D4 QA 9B 8c 9D 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1

in PIPO, we need one clock to see the register o/p at a time.


4) Parallel In - Serial Out (PISO) Register.

In this type, the bits are entered in parallel ie; simultaneously into their respective stages on parallel lines.

The figure below illustrates a four - bit parallel in - serial out register.

There are 4-1/p Lines, PII, PI2, PI3 for entering data in parallel into the register.

SHIFT/LOAD is the control 1/p which allows shift or wading data operation of the register. when SHIFT/LOAD is two, gates UA, UAZ, UAZ are enabled, allowing each 1/p data bit to be applied to Di/p of its respective flip flop. When a clock pulse is applied, the flip-flops with D=1 will set and to those with D=0 coil RESET. Thus all 4 bits are stored simultaneously.



PI = Parallel Input NOTE:

SI= Serial Input

un = upper And gale

LA = Lower And Gale.


LDISH = LOADI Shift

If LDISH=1, the arount wads the data parallely. through the parallel inputs.


If LDISH =0, the wrow't shifts the data serially. PI, PIZ, PIB

Parallel Loading-


+ Apply LD/5H = 1, which makes one of the yp's of upper AND gales UAI, UAZ, & UA3 with 1.



* Assign PI,=1, PI==0, PI3=1.




* with LD/5H = 1, one of the lower and gale is treated as o'.



And hence, the Lower AND gates are result with 'o'

wat or gates,



The OR gate O/p's are feeded to the 1/p's. of DA, DB & Dc respectively.

with the inputs of DA=1, DB=0 and Dc=1 Apply the CIR.

We can see that, we applied, PI, =1, PI_2 =0. PI_3 =1, PI_3 =0, PI_3 =0, PI_3 =0, PI_3 =0. PI_3 =0, PI_3 =0.

By the above ocenario, we come to know that the Data is waded parallely.

Serial Shifting-

To shift the data serially, apply AD/SH=0. which makes snift = 0, which impacts Shift = 1.

with LDISH = 0, it makes one of the 1/p's of UA,, UAz, UAz =0 which makes the results of upper and gate opp as 'o'.

The lower and gates LA, LAZ & LAZ is having one of the 1/p's with value '1'.

LD/SH = 1

CLE DA DB DC BA BB BC 10110

in brief

CIC BA BB BC CK1 4 1 0

LD/SH =0

D/SH - C CKC SI SI $CKC 2 V O \rightarrow O I O$ $CIC 2 V O \rightarrow O I$ $CIC 2 V O \rightarrow O I$ CIC

In Piso, we can see the opp at the last flip flop.

At UKI, Qc=1

At all 2, 80=0

At UK3, gc=1.

Itence, the op can be seen at nth clock.

Circuit Operation -

If LD/5H = I, the circuit wads the data through the parallel inputs.

If LDISH = 0, the circuit shifts the data serically. When LDISH = 1, the DA, DB and Dc are loaded with parallel inputs PI_1 , PI_2 , PI_3

When LDISH = 0, the SI = 0 is feeded to DA,

SA is treated as input of DB.

SB is treated as input of Dc.

Hence when DISH = 1

PI, = DA =1, PI2 = DB = 0, PI3 = Dc = 1

Here we are using $3 \, FF^{'5}$, to see all the possible $0/p'^5$ serially we will require $3 \, \text{clocks}$. In general, $n \, FF^{'5} = n \, \text{clocks}$ to see the 0/p.





Fig: Timing Diagram of PISO.



UNIVERSAL SIMFT REGISTER-

A register capable of shifting in one direction only is a unidirectional shift register.

A register capable of shifting in both directions is a bidirectional shift register.

if a register has both shifts (right shift & left shift) & parallel wad capabilities, it is referred to as "universal shift Register".

The universal shift register performs the operations of all the types of shift registers ie; \$150, \$100, P150 and P1PO; Left shift register and Right shift Register.

Based on the following conditions it performs as different shift Register

Mode	control	function	Next-State.			
	50		1	BBnH		Sont
0	0	Hold.	SAn	SBn	Bun	9 _{Dn}
0	1	snift	Dïn	SAN	&Bn	Ban.
1	0	Right Snift Left	Sgn.	850	Spn	
1	1	Parallel Load	A	B	С	D

fig: Mode Control and Register operation

if S, So = 00, The shift regisky holds the

If $S, S_0 = 01$, The data will be shifted Right-If $S, S_0 = 10$, The data will be shifted Left. If $S, S_0 = 11$, The new data will be waded parallely.

APPLICATIONS OF SHIFT REGISTERS-


i> RING COUNTER-

The figure below shows the logic diagram for a 4-bit ring counter.

As shown in the figure, the g'output of each stage is connected to the Dinput of the next stage and the output of the last stage is fed back to the input of the first stage.

The CLR followed by PRE makes the output of the first stage to '1' and the remaining outputs are '0'.

ie; SA is I and SB, Sc, Sp are 'o'.



FIGS A 4-bit Ring Counter.

The first clock pulse produces $S_{A}=1$ and the remaining outputs are 'O' According to the clock pulses applied at the clock input CP, a sequence of 4 states are produced.


These states are usted in the Table given below.

In the above circuit, Assume the values for $g_A = 1$, $g_B = 0$, $g_C = 0$, $g_D = 0$

c lock Pu <i>1585</i>	GA	9B	9c	GD.
1 4	1	0	0	0
2 +	0	1	0	0
3 4	0	0	1.	0
4 +	0	0	0	1
5 4	1	0	0	0 [cycle Repeats]
				.

As shown in the table above, I is always retained in the country and simply shifted around the ring, advancing one stage for each clock pulse. In this case, 4 stages of flip flops are used so a sequence of 4 states is produced and repeated.

The ring counter can be used for counting the number of pulses. The number of pulses counted is read by noting which flip flop is in state. Since there is one pulse at the O/p for each of the H clock pulses, this circuit is also referred to as a divide-by-N-counter or an H: I scalar.



ii > Johnson Counter / Twisted Tail Country/ Switched Tail Counter.

In a Johnson counter, the & output of each stage of flip thop is connected to the D input of the next stage.

The single exception is that the complement output of the last flip flop is connected back to the D input of the first flip flop.




Fig: 4-bit Johnson Counter

As shown in the figure, there is a feedback from the rightmost flip flop's complemented output to the leftmost flup flop's input.

Initially, the register (all the flip flop's) are cleared.

So all the outputs, SA, SB, Sc and SD are zero. The output of the last stage, QD is 'o'. Therefore, the complemented output of the last stage, QD is '1'. This is connected back to the D input of the first stage. So, DA=1


The first falling clock edge produces. SA=I and $Q_B = 0$, $Q_C = 0$ and $Q_D = 0$, since D_B , D_C and Do are o'.

The next clock pulse procluces $Q_A = 1$, $Q_B = 1$, $Q_C = 0$ and $Q_D = 0$

The sequence of states is summarized in the table given below. After every 8 states, the same sequence is repealed.

Clock Pulse	9a	90	8 c	9D
0 4	0	0	0	70
1 +	.1	0	0	0
2 \(\psi \) 3 \(\psi \) .	Ì	1	0	0
<i>y</i> . <i>4 √</i>	1	1	ì	0
5 V	0	ł	1	<i>'</i> /
6 +	0	1	1	1
71	0	0	1	' /
		\mathcal{O}	0	1

Table: four bit Johnson sequence.



iii > Sequence Generator and Sequence

Detector -

Sequence Generator.

The shift register can be used to generall a particular bit pattern repetitively.

The figure below shows the basic block diagram of a sequence generator.


Here, left most fup flop input accept the serial input and the right most flip flop gives the serial data output.

It is important to note that the serial data output signal is connected as a serial data in.

On every clock pulse, the data shift operation takes place. We get the boaded bit pattern at the serial output in a sequence.

Same bit pattern is açain located in the register since serial opp is connected serial in of the register.

Thus, the circuit generales a particular bit pattern repetitively.



fiq: 4-bit Sequence Generator.

The shift register can be used to detect the desired sequence.

The detection process requires 2 registors.

One register stores the bit pattern to be detected, i.e; Ry and the other register accepts the input data stream ie; Ry.

Input data stream enters a shift register as serial data in and leaves as serial out.

In every clock cycle, bit wise comparisions of these 2 registers are done using GX-NOR gates as shown in the figure we know that the 2-1/p EX-NOR gate gives work ingh o/p when both 1/p's are either low or high ie; when both are equal.

When o/p's of all the GX-NOR gates are

when o/p's of all the Ex-NOR gates are logic high we can say that all bits are matched is hence the desired bit pattern is detected. The final output which indicates that the pattern is detected is taken from 4-1/p AND gate.




fig: 4-bit sequence

- The arcuit that can detect a binary sequence is shown in the figure.
 - -> It has one register to store binary word we want to detect from binary stream.
 - → And a SISO register is there where the data is serially entered and serially going out.
 - The every clock, the bitwise comparision of these 2 registers are done through EX-NOR gates are shown in figure.
 - The final output taken from 4-input AND gate ie, Y

At the 1st step,

The first sequence 0101 is checked with the sequence 1010 resulting in 'zero', because all the bits are mismatched and the output Y is 'zero'.


In the next clk, the new sequence in upper register is 1010 and sequence to be detected in lower register is 1010.

The sequence's are checked using XNOR and every bit is matched in upper & Lower register, sending high signals to the AND gate resulting high opp.

And Hence the sequence is detected.

iv> Serial Adder-

The addition of 3 bits (ie; full Adder) can be done by using shift registers. The fig shows how serial addition takes place.



Two 8-bit nos, to be added (A7 A6 - A0) and (B7 B6... Bo) are worded in 2 two 8-bit shift registers A&B.

The LSB is in right most position in 2 registers. The MSB is in left most position in 2 registers. serial data out of AGB are fed to data 1/p's of full adder. The carry-in is fed to data from its own carry ofp, conich is initially cleared cie; o). Both registers and D ff's are triggered

by the same clock.

The sum(s) o/p of fA is fed to serial data in of shift register A.

Serial Addition of two s-bit numbers (Register values are at and clk cycle).

working:

- -> LSB's of two nos Ao & Bo appearing out of respective registers are added by FA during the 1'st clock and generale Sum (50) & carry (60). So is available at serial 1/p of register & co at 1/p of DFF.
- \rightarrow At the next dk, so becomes MSB of A ξ G appears at D FF'S O/p. .. in and alk cycle full Adder is ted by and bit (A, & B,) of A & B and previous carry co. S, & G are generated & made available at serial data in of A register & 1/p of D flipflop respectively.

-> This process goes on & its stopped by innibiting the dk after 8 dk aydes.

```
* Register Implementation of I+DL-
i) give the HDA code for a shift register of
   5-bits constructed using D flip flops
    module SR5 (D, CIK, T);
    input cik, D;
    output T;
    reg. P, B, R, 5, T;
    aways @(negedge (IF)
    begin
        P<= D;
        08<= P;
        R <= 0;
        5 <= R;
        T < = 5 :
  , end
    end module.
11) HDL code for switched Tail counter/Johnson
   counter.
   module STC CCP);
    input CP;
    output SA, SB, Sc, SD;
    reg BA, BB, Bc, BD;
    always @ Cnegcage (P)
    begin.
         QA <=~ QD;
         9B <= BA-
         Bc <= 9B;
         SD <= SC:
```

end

end module.